

STSJ50NH3LL

N-channel 30V - 0.008Ω - 12A - PowerSO-8™ Ultra low gate charge STripFET™ Power MOSFET

General features

| Туре | V _{DSS} | R _{DS(on)} | I _D |
|-------------|------------------|---------------------|--------------------|
| STSJ50NH3LL | 30V | < 0.0105Ω | 12A ⁽¹⁾ |


- Optimal R_{DS(on)} x Qg trade-off @ 4.5V
- Reduced switching losses
- Reduced conduction losses
- Improved junction-case thermal resistance

Description


This series utilizes the latest advanced design rules of ST's proprietary STripFET™ technology, and a propriertary process for integrating a monolithic Scottky diode. The new Power MOSFET is optimized for the most demanding synchronous switch function in DC-DC converter for Computer and Telecom.

Applications

Switching application



Internal schematic diagram



Order codes

| Part number | Marking | Package | Packaging |
|-------------|---------|-----------|-------------|
| STSJ50NH3LL | 50H3LL- | PowerSO-8 | Tape & reel |

Contents STSJ50NH3LL

Contents

| 1 | Electrical ratings |
|---|---|
| 2 | Electrical characteristics |
| | 2.1 Electrical characteristics (curves) |
| 3 | Test circuit |
| 4 | Package mechanical data |
| 5 | Revision history |

STSJ50NH3LL Electrical ratings

1 Electrical ratings

Table 1. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|------------------------------------|--|------------|--------|
| V _{DS} | Drain-source voltage (V _{GS} = 0) | 30 | V |
| V _{GS} ⁽¹⁾ | Gate-source voltage | ±16 | V |
| V _{GS} ⁽²⁾ | Gate-source voltage | ±18 | V |
| I _D ⁽⁴⁾ | Drain current (continuous) at T _C = 25°C | 50 | А |
| I _D (3) | Drain current (continuous) at T _C =25°C | 12 | А |
| I _D ⁽⁴⁾ | Drain current (continuous) at T _C =100°C | 31.3 | А |
| I _D (3) | Drain current (continuous) at T _C =100°C | 7.5 | А |
| I _{DM} ⁽⁵⁾ | Drain current (pulsed) | 48 | А |
| P _{TOT} | Total dissipation at $T_C = 25^{\circ}C^{(3)}$ Total dissipation at $T_C = 25^{\circ}C^{(4)}$ | 3 50 | W W |
| T _J T _{stg} | Operating junction temperature Storage temperature | -55 to 150 | °C |

- 1. Continuous mode
- 2. Guaranteed for test time \leq 15ms
- 3. This value is rated accordingly to Rthj-pcb
- 4. This value is rated accordingly to Rthj-c
- 5. Pulse width limited by safe operating area

Table 2. Thermal resistance

| Symbol | Parameter | Value | Unit |
|-------------------------------------|--------------------------------------|-------|------|
| R _{thj-c} | Thermal resistance junction-case Max | 2.5 | °C/W |
| R _{thj-pcb} ⁽¹⁾ | Thermal resistance junction-pcb Max | 42 | °C/W |

^{1.} When mounted on 1 inch² FR-4 board, 2oz Cu (t<10sec.)

Table 3. Avalanche data

| Symbol | Parameter | Value | Unit |
|-----------------|--|-------|------|
| I _{AV} | Not repetitive avalanche current (pulse width limited by Tjmax) | 6 | А |
| E _{AS} | Single pulse avalanche energy (starting Tj=25°C, I _D =I _{AV} , V _{DD} =24V) | 800 | mJ |

Electrical characteristics STSJ50NH3LL

2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Table 4. On/off states

| Symbol | Parameter Test condictions | | Min. | Тур. | Max. | Unit |
|----------------------|---|---|------|----------------|-----------------|----------|
| V _{(BR)DSS} | Drain-source breakdown voltage | $I_D = 250\mu A, V_{GS} = 0$ | 30 | | | V |
| I _{DSS} | Zero gate voltage drain current (V _{GS} = 0) | V_{DS} = Max rating V_{DS} = Max rating T_{C} =125°C | | | 1 10 | μA μA |
| I _{GSS} | Gate body leakage current (V _{DS} = 0) | V _{GS} = ±16V | | | ±100 | nA |
| V _{GS(th)} | Gate threshold voltage | $V_{DS} = V_{GS}$, $I_D = 250 \mu A$ | 1 | | | V |
| R _{DS(on)} | Static drain-source on resistance | V_{GS} = 10V, I_{D} = 6A V_{GS} = 4.5V, I_{D} = 6A | | 0.008 0.010 | 0.0105 0.013 | Ω |
| R _{DS(on)} | Static drain-source on resistance | V _{GS} = 10V, I _D = 6A @125°C V _{GS} = 4.5V, I _D = 6A @125°C | | 0.012 0.016 | | Ω Ω |

Table 5. Dynamic

| Symbol | mbol Parameter Test Condictions | | Min. | Тур. | Max. | Unit |
|--|---|--|------|------------------|------|----------------|
| g _{fs} ⁽¹⁾ | Forward transconductance | V _{DS} =10V, I _D = 12A | | 38 | | S |
| C _{iss} C _{oss} C _{rss} | Input capacitance Output capacitance Reverse transfer capacitance | V _{DS} =25V, f=1MHz, V _{GS} =0 | | 965 285 38 | | pF pF pF |
| Q _g Q _{gs} Q _{gd} | Total gate charge Gate-source charge Gate-drain charge | V _{DD} =15V, I _D =12A V _{GS} =4.5V,(see Figure 15) | | 9 3.7 3 | 12 | nC nC nC |
| R _G | Gate input resistance | f=1MHz Gate DC Bias=0 Test signal level =20mv open drain | 0.5 | 1.5 | 2.5 | Ω |

^{1.} Pulsed: pulse duration=300µs, duty cycle 1.5%

Table 6. Switching times

| Symbol | Parameter | Test condictions | Min. | Тур. | Max. | Unit |
|---------------------|----------------------------------|--|------|-----------|------|----------|
| t _{d(on)} | Turn-on delay time Rise time | V_{DD} =15V, I_{D} =6A, R_{G} =4.7 Ω , V_{GS} =4.5V (see Figure 14) | | 15 32 | | ns ns |
| t _{d(off)} | Turn-off delay time Fall time | V_{DD} =15V, I_{D} =6A, R_{G} =4.7 Ω , V_{GS} =4.5V (see Figure 14) | | 18 8.5 | | ns ns |

Table 7. Source drain diode

| Symbol | Parameter | Test Condictions | Min. | Тур. | Max. | Unit |
|--|--|--|------|--------------------|----------|---------------|
| I _{SD} | Source-drain current Source-drain current (pulsed) | | | | 12 48 | A A |
| V _{SD} ⁽²⁾ | Forward on voltage | I _{SD} =12A, V _{GS} =0 | | | 1.3 | V |
| t _{rr} Q _{rr} I _{RRM} | Reverse recovery time Reverse recovery charge Reverse recovery current | I_{SD} =12A, di/dt = 100A/ μ s, V _{DD} =20V, Tj=150°C (see Figure 19) | | 24 17.4 1.45 | | ns nC A |

^{1.} Pulse width limited by safe operating area


^{2.} Pulsed: pulse duration=300µs, duty cycle 1.5%

Electrical characteristics STSJ50NH3LL

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area


Figure 2. Thermal impedance



K $\delta = 0.5$ 0.2
0.1
10⁻¹
10⁻²
2thj-pcb = K * Rthj-pcb,
Rthj-pcb = 62.5°C/W
0.02
0.01 $\delta = t_p/\tau$ 10⁻³
10⁻⁴
10⁻³
10⁻⁴
10⁻²
10⁻¹
10⁻¹
10⁰
10¹
1p(s)

Figure 3. Output characterisics

Figure 4. Transfer characteristics








Figure 5. Transconductance

Figure 6. Static drain-source on resistance





57

Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature

Figure 10. Normalized on resistance vs temperature






Figure 11. Source-drain diode forward characteristics

Figure 12. Normalized B_{VDSS} vs temperature



Electrical characteristics STSJ50NH3LL

Figure 13. Allowable lav vs time in avalanche



The previous curve gives the single pulse safe operating area for unclamped inductive loads under the following conditions:

$$P_{D(AVE)} = 0.5*(1.3*BV_{DSS}*I_{AV})$$

$$EAS_{(AR)} = P_{D(AVE)} *t_{AV}$$

Where:

I_{AV} is the Allowable Current in Avalanche

 $P_{D(AVE)}$ is the Average Power Dissipation in Avalanche (Single Pulse)

 t_{AV} is the Time in Avalanche

STSJ50NH3LL Test circuit

3 Test circuit

Figure 14. Switching times test circuit for resistive load

Figure 15. Gate charge test circuit




Figure 16. Test circuit for inductive load switching and diode recovery times

Figure 17. Unclamped inductive load test circuit





Figure 18. Unclamped inductive waveform

Figure 19. Switching time waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

PowerSO-8™ MECHANICAL DATA

| DIM | mm. | | | | inch | |
|------|------|------|-------|--------|-------|-------|
| DIM. | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| Α | | | 1.75 | | | 0.068 |
| a1 | 0.1 | | 0.25 | 0.003 | | 0.009 |
| a2 | | | 1.65 | | | 0.064 |
| а3 | 0.65 | | 0.85 | 0.025 | | 0.033 |
| b | 0.35 | | 0.48 | 0.013 | | 0.018 |
| b1 | 0.19 | | 0.25 | 0.007 | | 0.010 |
| С | 0.25 | | 0.5 | 0.010 | | 0.019 |
| c1 | | • | 45° | (typ.) | • | • |
| D | 4.8 | | 5.0 | 0.188 | | 0.196 |
| E | 5.8 | | 6.2 | 0.228 | | 0.244 |
| е | | 1.27 | | | 0.050 | |
| e3 | | 3.81 | | | 0.150 | |
| e4 | | 2.79 | | | 0.110 | |
| F | 3.8 | | 4.0 | 0.14 | | 0.157 |
| L | 0.4 | | 1.27 | 0.015 | | 0.050 |
| М | | | 0.6 | | | 0.023 |
| S | | 1 | 8° (r | max.) | | • |



577

Revision history STSJ50NH3LL

5 Revision history

Table 8. Revision history

| Date | Revision | Changes |
|-------------|----------|--------------------------------|
| 21-Jul-2004 | 1 | Initial release. |
| 24-May-2005 | 2 | New value on <i>Table 6</i> |
| 23-Jun-2005 | 3 | New Rg value on <i>Table 6</i> |
| 16-Nov-2005 | 4 | Complete version |
| 03-Apr-2006 | 5 | New template |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

