

OVERVIEW


The SM9501A/B is a BiCMOS RCC^{*1} receiver IC. It accepts low frequency standard wave input received from an external antenna, amplifies it, detects the data signal, and outputs a digital time code signal.


*1: Radio controlled clock

FEATURES

- Operating supply voltage range
 - 2.4 to 3.6V (A version)
 - 4.5 to 5.5V (B version)
- Operating current consumption
 - 55µA (typ) @3V (A version)
 - 55µA (typ) @5V (B version)
- Standby current consumption
 - 0.1µA (max) @3V (A version)
 - 0.1µA (max) @5V (B version)
- High sensitivity: 0.5µVrms input
- Wide frequency range (35kHz to 80kHz)
- Include analog switch for antennatuning capacitors change
- AGC gain hold function
- External crystal filter connection
- BiCMOS process
- Package:16-pin VSOP, Chip form

ORDERING INFORMATION






0.10

0.22 - 0.05 0.12 0

PAD LAYOUT (CF9501A)

(Unit: µm)




PAD NAME and DIMENSIONS (CF9501A)

			Pad dimen	sions [µm]
	Number	Name	X	Y
	1	VDDA	2 386	2117
	2	IN1	177	2035
	8	W3	177	1766
	4	IN2	177	1486
	5	FCN	177	1217
	(6//	∩ хо	177	937
		VSSA	177	586
r	8	XI	177	288
l	9	LF	1237	286
	10	СВ	1237	555
(18	СР	1237	809
J(12	HLDN	1237	1078
	13	VSS	1237	1302
\sim	14	OUT	1237	1755
	15	PON	1237	2035
	/16	VDD	1031	2117
	-	TN ¹	1257	1506

1. For test mode

BLOCK DIAGRAM



PIN DESCRIPTION

Number	Name	I/O ¹	A/p ²	Description
1	VDDA	\bigcirc	A	AGC amplifier (+) supply input
2	IN1	\square	A	Antenna input 1 (fixed input)
3	IN3		A	Antenna input 3 (via analog switch)
4	IN2	Ī	A	Antenna input 2 (analog switch bypass)
5	FCN	lpu		Analog switch control input (active LOW)
6	XO	8	A	Output for crystal filter
7	VSSA		NX	AGC amplifier (-) supply input
8	XI		/ A	Input from crystal filter
9	LF	0	A	Rectifier LPF capacitor connection
10	CB	0	А	Bottom hold detector capacitor connection
11	СР	V	А	Peak hold detector capacitor connection
12	HLDN	Vipu	D	AGC gain hold control (active LOW)
13	(VSS	-	А	Substrate (-) supply input
14	QUT	0	D	Clock time code output (active LOW)
15	PQN	lpu	D	Standby state control input (active LOW)
16	VDD	<u> </u>	А	(+) supply input
_	TN	V Ipu	D	AGC amplifier gain control switch (active LOW, for test mode)

1. I: input, O: output, Ipu: input with pull-up resistor, -: supply pin

2. A: analog signal, D: digital signal

SPECIFICATIONS

Absolute Maximum Ratings

 $V_{SS} = 0V$

Parameter	Symbol	Condition	Rating	Unit
Supply voltage range	V _{DD}		-0.3 to +7.0	V
Input voltage range	V _{IN}		-0.3 to V _{DD} +0.9	V
Power dissipation	PD	16-pin VSOP	150	mW
		16-pin VSOP	-55-10 +125)∕°C
Storage temperature range	I stg	Chip form	-65 to +150	<u></u>

Recommended Operating Conditions

 $V_{SS} = 0V$

Parameter	Symbol	Condition Rating	Unit
	V	A version 2.4 to 3.6	V
Supply voltage range	V _{DD}	B version 2/ 4.5 to 5.5	V
	т	A version -20 to +70	°C
Operating temperature range	lopr	B version -40 to +85	°C

Electrical Characteristics

9501A version


 $V_{DD} = 2.4$ to 3.6V, $V_{SS} = 0V$, Ta = -20 to $+70^{\circ}C$ unless otherwise noted.

Parameter	Symbol	Condition		Rating		Unit
Falanielei	Symbol	condition	min	typ	max	Unit
Minimum operating voltage	V _{MIN}		-	75	2:4	V
Maximum operating voltage	V _{MAX}		3.6	5 -	-	V
Maximum operating current consumption ¹	I _{DDM}	V _{DD} = 3.0V, no input signal, PON: VSS, OUT: OPEN	(65	100	μΑ
Operating current consumption ¹	I _{DDT}	V _{DD} = 3.0V, 500ms pulsewidth, 0.1mVrms input (differential input), PON: VSS, OUT: OPEN		55	-	μΑ
Standby mode current consumption	I _{ST}	PON, FCN, HLDN: VDD or OPEN		F	0.1	μA
Minimum input voltage range	V _{FMIN}	IN1–IN2 differential input	$/ + \mathbb{C}$	0.5	1.0	μVrms
Maximum input voltage range	V _{FMAX}	IN1–IN2 differential input	80	-	-	mVrms
Input frequency	F _{IN}	IN1–IN2 differential input	35	-	80	kHz
Analog switch resistance	R _A	V IN2–IN3 = 50mV, V _{IN2} = 0V	7-	-	15	Ω
Startup time ²	t _{ON}	When supply is applied	7 -	-	8	sec
Startup time ² (PON)	t _{PON}	From standby mode	-	-	8	sec
PON input current	I _{I1}	V _{IN} = 0V	-	-	-1.5	μA
FCN input current	I _{I2}	V _{IN} = 0V	-	-	-1.5	μA
HLDN input current	I _{I3}	V _{IN} = 0V	-	-	-1.5	μA
LOW-level output current	I _{OL}	V _{DD} = 2.4 V, OUT = 0.5V	10	-	-	μA
HIGH-level output current	I _{OH}	$V_{DD} = 2.4V, OUT = 1.9V$	-10	-	-	μA
Gain hold time	t _{HLD}	± 3dB change	-	-	1	sec
Fall time output propagation delay ³			-	-	160	ms
Rise time output propagation delay ³	t _{UP}		-	-	200	ms
LOW-level output pulsewidth ⁴ (200ms)	T ₂₀₀	FIN = 49/60kHz, standard crystal,	100	200	300	ms
LOW-level output pulsewidth ⁴ (500ms)	T ₅₀₀	NPC standard jig V _{IN} = 1μVrpis to 80mVrms	400	500	650	ms
LOW-level output pulsewidth ⁴ (800ms)	T ₈₀₀		700	800	900	ms
Noise rejection ratio ⁵	\$/N	\searrow	-	-	9	dB

1. Measured using the standard circuit.

2. The time taken under stable wave nout conditions from when power is applied or standby is released, using PON, until stable digital output occurs within ratings.

3. The time taken, with 10:1 (pout signal amplitude ratio and 500ms pulsewidth, from when a change in signal input occurs until the output OUT changes. Note that this characteristic is very dependent on the antenna and crystal filter characteristics. The standard crystal used here has the following equivalent circuit coefficients:



4. Values obtained when using the standard crystal employed here. Note that these values are dependent on the crystal characteristics, and should be considered as reference values.

5. Time averaged rms values, where the noise is white noise and the measurement bandwidth is determined by the crystal filter equivalent used in the standard circuit.

9501B version


 $V_{DD} = 4.5$ to 5.5V, $V_{SS} = 0V$, Ta = -40 to $+85^{\circ}C$ unless otherwise noted.

Parameter	Symbol	Condition		Rating		Unit
Falainelei	Symbol			typ 🦯	max	Unit
Supply voltage	V _{DD}		4.5	5.0	5.5	V
Maximum operating current consumption ¹	IDDM	V _{DD} = 5.0V, Ta = 25°C, no input signal, PON: VSS, OUT: OPEN	-	65	100	μA
Operating current consumption ¹	I _{DDT}	V _{DD} = 5.0V, Ta = 25°C, 500ms pulsewidth, 0.1mVrms input (differential input), PON: VSS, OUT: OPEN	(55	- /	μΑ
Standby mode current consumption	I _{ST}	PON: VDD or OPEN, FCN: VDD or OPEN, HLDN: VDD or OPEN	-		2 0.1 (μΑ
Minimum input voltage range	V _{FMIN}	IN1–IN2 differential input, FIN = 40kHz, 60kHz Ta = 25°C		0.5	1.0	μVrms
Maximum input voltage range	V _{FMAX}	IN1–IN2 differential input, FIN = 40kHz, 60kHz	80) [-	-	mVrms
Input frequency	F _{IN}	IN1–IN2 differential input	35	-	80	kHz
Analog switch resistance	R _A	V _{IN2} = 0V, V _{IN3} = 50mV	-7	-	15	Ω
Startup time ²	t _{ON}	When supply is applied	\sum	-	8	sec
Startup time ² (PON)	t _{PON}	From standby mode	γ^{-}	-	8	sec
Gain hold time	t _{HLD}	± 3dB change	1	-	-	sec
Input voltage	V _{IL}	PON, FCN, HLDN pins	_	-	0.5	V
Input voltage	V _{IH}	PON, FCN, HLDN-pins	0.8V _{DD}	-	-	V
Input current	IIL	VIL = 0V, PON, PCN, HLDN pins	-	-	-3.2	μA
input current	I _{IH}	VIH = VDD PON, FCN, HLDN pins	-	-	0.1	μA
LOW-level output current	I _{OL}	V _{DD} = 4.5V, OUT = 0.5V	10	-	-	μA
HIGH-level output current	I _{ОН}	$V_{Dp} = 45V, OUT = 4.0V$	-10	-	-	μA
Fall time output propagation delay ³			-	-	160	ms
Rise time output propagation delay ³	t _{UP}	\searrow	-	-	200	ms
LOW-level output pulsewidth ⁴ (200ms)	T ₂₀₀	FIN = 40/60kHz, standard crystal, NPC standard /ig	100	200	300	ms
LOW-level output pulsewidth ⁴ (500ms)	T ₅₀₈	$V_{IN} = 1\mu V_{FMS}$ to 80mVrms	400	500	650	ms
LOW-level output pulsewidth ⁴ (800ms)	T ₈₀₀		700	800	900	ms
Noise rejection ratio ⁵	9/N	\searrow	-	-	9	dB

1. Measured using the standard circuit.

2. The time taken under stable wave input conditions from when power is applied or standby is released, using PON, until stable digital output occurs within ratings.

3. The time taken, with 10:1 nput signal amplitude ratio and 500ms pulsewidth, from when a change in signal input occurs until the output OUT changes. Note that this characteristic is very dependent on the antenna and crystal filter characteristics. The standard crystal used here has the following equivalent circuit coefficients




	f [kHz]	L1 [kH]	C1 [fF]	R 1 [kΩ]	C0 [pF]
-	40	6.70280	2.36228	11.4492	1.42773
	60	5.17396	1.36007	13.4826	1.04927

4. Values obtained when using the standard crystal employed here. Note that these values are dependent on the crystal characteristics, and should be considered as reference values.
5. Time averaged rms values, where the noise is white noise and the measurement bandwidth is determined by the crystal filter equivalent used in the


standard circuit.

STANDARD CIRCUIT



FUNCTIONAL DESCRIPTION

Antenna Input and Tuning Capacitor Switching Function




There are three antenna inputs: IN1, IN2, and IN3. When FCN is open (or HIGH), the internal analog switch is OFF and IN1–IN2 are the antenna inputs (60kHz mode). When FCN is LOW, the analog switch is ON, connecting IN3 and IN2. C2 is then connected in parallel to C1 in the tuning circuit, reducing the resonant frequency (40kHz mode).

FCN	Analog switch	Antenna input	Tuning eapacitor	Receiver frequency
Open or HIGH	OFF	Between IN1 and IN2	∑∕C1	60kHz
LOW	ON	Between IN1 and IN2, IN3	C7 + C2 parallel	40kHz


FCN should be left open if not using the tuning capacitor switching function, and IN2 should be connected to IN3 externally.

AGC Amplifier and Gain Hold Function

The input voltage from the antenna is amplified by the AGC amplifier. The gain can be monitored by the voltage on pin CP, and can be changed by varying the CP voltage. An external capacitor Cp can be connected to CP to stabilize the voltage, but the gain fracking time is dependent on the capacitance. When HLDN is open (or HIGH), the gain automatically adjusts to follow the post-amplifier detector signal. When HLDN is LOW, the immediately preceding gain is held for an interval determined by the Cp capacitance.




Crystal Filter Circuit



External crystals are used as filters. Multiple frequencies (40kHz and 60kHz) are supported by connecting crystals in parallel. The center frequency and bandwidth of the filters is determined by the crystal characteristics. If the center frequency is lower than the target frequency, C×40 and C×60 can be added to change the resonant frequency. And R×40 and R×60 can be added to adjust the filter Q factor. Internally, pn XO is linked to pin XI by a phase-inverted signal passed through a capacitor, which cancels the high-frequency components that pass through the crystal parallel capacitances.


Detector Circuit

The amplified signal is full-wave rectified and passed through a lowpass filter detector. The detector output is input to peak hold (pin CP) and bottom hold (pin CB) circuits to form the decoder reference potentials and peak hold potential for AGC control.



Decoder Circuit

The detector output and peak bottom hold mid-level potential reference are used to decode the time code signal, which is output on pin OUT. The output is active-LOW, so that the output is LOW when the input amplitude is HIGH.



Standby Function

When PON is open (or NIGH), the device is in standby mode and the current consumption is reduced. Receiver operation starts when PON goes LOW.

PON	Mode	OUT
Open (or HIGH)	Standby	HIGH
LOW	Operating	Time code

Please pay your attention to the following points at time of using the products shown in this document.

The products shown in this document (hereinafter "Products") are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from NIPPON PRECISION CIRCUITS INC. (hereinafter "NPC"). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.



NIPPON PRECISION CIRCUITS INC.

4-3, Fukuzumi 2-chome, Koto-ku, Tokyo 135-8430, Japan Telephone: +81-3-3642-6661 Facsimile: +81-3-3642-6698 http://www.npc.co.jp/ Email: sales@npc.co.jp

NP0304CE 2004.10