

32K x 8 HIGH-SPEED CMOS STATIC RAM

PRELIMINARY INFORMATION DECEMBER 2005

FEATURES

- High-speed access time: 10, 12 ns
- CMOS Low Power Operation
 - 1 mW (typical) CMOS standby
 - 125 mW (typical) operating
- Fully static operation: no clock or refresh required
- · TTL compatible inputs and outputs
- · Single 5V power supply
- · Lead-free available

DESCRIPTION


The *ISSI* IS61C256AL is a very high-speed, low power, 32,768 word by 8-bit static RAMs. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns maximum.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 150 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable ($\overline{\textbf{CE}}$) input and an active LOW Output Enable ($\overline{\textbf{OE}}$) input. The active LOW Write Enable ($\overline{\textbf{WE}}$) controls both writing and reading of the memory.

The IS61C256AL is pin compatible with other 32Kx8 SRAMs and are available in 28-pin SOJ and TSOP (Type I) packages.


FUNCTIONAL BLOCK DIAGRAM




Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

IS61C256AL

PIN CONFIGURATION 28-Pin SOJ



PIN CONFIGURATION 28-Pin TSOP



PIN DESCRIPTIONS

A0-A14	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/07	Bidirectional Ports
V DD	Power
GND	Ground

TRUTH TABLE

Mode	WE	CE	Œ	I/O Operation	V _{DD} Current
Not Selected (Power-down)	Х	Н	Χ	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	lcc
Read	Н	L	L	D ouт	lcc
Write	L	L	Χ	Din	lcc

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
V TERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.5	W	
lout	DC Output Current (LOW)	20	mA	

Note:

^{1.} Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



OPERATING RANGE

Range	Ambient Temperature	Speed (ns)	Vdd(V)
Commercial	0°C to +70°C	-10	$5V \pm 5\%$
Commercial	0°C to +70°C	-12	5 V ± 10%
Industrial	–40°C to +85°C	-12	5V ± 10%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
V он	Output HIGH Voltage	$V_{DD} = Min., loh = -4.0 mA$		2.4	_	V
V OL	Output LOW Voltage	VDD = Min., IOL = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.2	V DD + 0.5	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
lu	Input Leakage	GND≤ Vin≤ VDD	Com. Ind.	–1 –2	1 2	μΑ
llo	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	Com. Ind.	–1 –2	1 2	μΑ

Note: 1. $V_{IL} = -3.0V$ for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		-10 Min.	Max.	-12 Min.	Max.	Unit
loc1	Vdd Operating Supply Current	VDD=Max., CE =VIL lout=0 mA, f=0	Com. Ind.	_	20 —	_	20 25	mΑ
1002	VDD Dynamic Operating Supply Current	VDD=Max., CE=VIL IOUT=0mA, f=fMax	Com. Ind. typ. ⁽²⁾	_	45 —	_ _ 	35 40 5	mA
ISB1	TTL Standby Current (TTL Inputs)	VDD=Max., Vin=VihorViL CE≥Vih,f=0	Com. Ind.	_	1 _	_	1 2	mA
ISE2	CMOSStandby Current(CMOSInputs)	V _{DD} =Max., CE ≥V _{DD} -0.2V, V _{IN} ≥V _{DD} -0.2V, or V _{IN} ≤ 0.2V, f=0	Com. Ind. typ. ⁽²⁾	=	350 —	_ _ 	350 450 00	μΑ

- 1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- 2. Typical values are measured at VDD = 5V, $TA = 25^{\circ}C$ and not 100% tested.

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	8	pF
Соит	Output Capacitance	Vout = 0V	10	pF

Notes:

Tested initially and after any design or process changes that may affect these parameters.
 Test conditions: TA = 25°C, f = 1 MHz, VDD = 5.0V.

IS61C256AL

READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)


Symbol	Parameter	-10 ı Min.	ns Max		2 ns Max.	Unit
t RC	Read Cycle Time	10	_	12	_	ns
t AA	Address Access Time	_	10	_	12	ns
t oha	Output Hold Time	2	_	2	_	ns
tacs	CE Access Time	_	10	_	12	ns
t DOE	OE Access Time	_	6	_	6	ns
tLZOE ⁽²⁾	OE to Low-Z Output	0	_	0	_	ns
thzoe(2)	OE to High-Z Output	_	5	_	6	ns
tLZCS ⁽²⁾	CE to Low-Z Output	2	_	3	_	ns
thzcs(2)	CE to High-Z Output	_	5	_	7	ns
t PU ⁽³⁾	CE to Power-Up	0	_	0	_	ns
t PD ⁽³⁾	CE to Power-Down	_	10	_	12	ns


Notes:

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS






^{1.} Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


3. Not 100% tested.



AC WAVEFORMS READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2(1,3)



- Notes:

 1. WE is HIGH for a Read Cycle.

 2. The device is continuously selected. OE, CE = VIL.

 3. Address is valid prior to or coincident with CE LOW transitions.


WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

Symbol	Parameter	-10 i Min.	ns Max	-12 Min.	ns Max.	Unit
twc	Write Cycle Time	10	_	12	_	ns
tscs	CE to Write End	9	_	10	_	ns
taw	Address Setup Time to Write End	9	_	10	_	ns
t HA	Address Hold from Write End	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	ns
tpwE1	WE Pulse Width (OE LOW)	9	_	9	_	ns
tpwe2	WE Pulse Width (OE HIGH)	8	_	8	_	ns
t sd	Data Setup to Write End	7	_	7	_	ns
t HD	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	6	_	6	ns
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	0	_	0	_	ns

Notes:


- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS WRITE CYCLE NO. 1 (WE Controlled)(1,2)






WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



Notes:

- 1. The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if **OE** ≥ V_{IH}.


IS61C256AL ISS

DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
V DR	Voofor Data Retention	See Data Retention Waveform		2.0		5.5	V
lor	Data Retention Current	$\begin{array}{l} V_{DD} = 2.0V, \overline{\textbf{CE}} \geq V_{DD} - 0.2V \\ V_{IN} \geq V_{DD} - 0.2V, \text{ or } V_{IN} \leq V_{SS} + 0.2V \end{array}$	Com. Ind.	_	50	90 100	μA
t sor	Data Retention Setup Time	See Data Retention Waveform		0		_	ns
T RDR	Recovery Time	See Data Retention Waveform		trc		_	ns

Note:

DATA RETENTION WAVEFORM (CE Controlled)



^{1.} Typical Values are measured at V_{DD} = 5V, T_A = 25°C and not 100% tested.



ORDERING INFORMATION: IS61C256AL

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part Number	Package
10	IS61C256AL-10J	300-mil Plastic SOJ
	IS61C256AL-10JL	300-mil Plastic SOJ, Lead-free
	IS61C256AL-10T	TSOP (Type 1)
	IS61C256AL-10TL	TSOP (Type 1), Lead-free
12	IS61C256AL-12J	300-mil Plastic SOJ
	IS61C256AL-12JL	300-mil Plastic SOJ, Lead-free
	IS61C256AL-12T	TSOP (Type 1)
	IS61C256AL-12TL	TSOP (Type 1), Lead-free


Industrial Range: -40°C to +85°C

Speed (ns)	Order Part Number	Package
12	IS61C256AL-12JI	300-mil Plastic SOJ
	IS61C256AL-12JLI	300-mil Plastic SOJ, Lead-free
	IS61C256AL-12TI	TSOP (Type 1)
	IS61C256AL-12TLI	TSOP (Type 1), Lead-free

PACKAGING INFORMATION



300-mil Plastic SOJ Package Code: J



	MILLIMETERS			I	INCHES			
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.		
N0. Leads		24/26						
Α	_	_	3.56	_	_	0.140		
A1	0.64	_		0.025		_		
A2	2.41	_	2.67	0.095	_	0.105		
b	0.41	_	0.51	0.016	_	0.020		
В	0.66	_	0.81	0.026	_	0.032		
С	0.20	_	0.25	0.008	_	0.010		
D	17.02	_	17.27	0.670	_	0.680		
E	8.26	_	8.76	0.325	_	0.345		
E1	7.49		7.75	0.295	_	0.305		
E2	6.27	_	7.29	0.247	_	0.287		
е	1	.27 BS	С	0.0	050 B	sc		

Notes:

- Controlling dimension: inches, unless otherwise specified.
- 2. BSC = Basic lead spacing between centers.
- Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package.
- 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.

Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION




300-mil Plastic SOJ Package Code: J

	MILLIMETERS			INCHES			
Sym.	Min.	Тур.	Max.	Min. Typ. Max.			
N0. Leads		28					
Α	_	_	3.56	— 0.140			
A1	0.64	_		0.025 — —			
A2	2.41	_	2.67	0.095 — 0.105			
b	0.41	_	0.51	0.016 — 0.020			
В	0.66	_	0.81	0.026 — 0.032			
С	0.20	_	0.25	0.008 — 0.010			
D	18.29	_	18.54	0.720 — 0.730			
E	8.26	_	8.76	0.325 — 0.345			
E1	7.49	_	7.75	0.295 — 0.305			
E2	6.27		7.29	0.247 — 0.287			
е	1.27 BSC			0.050 BSC			

	MILLIMETERS		II	INCHES		
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.
N0. Leads		32				
Α	_	_	3.56	_	_	0.140
A1	0.64	_	_	0.025	_	
A2	2.41	_	2.67	0.095	_	0.105
b	0.41	_	0.51	0.016	_	0.020
В	0.66	_	0.81	0.026	_	0.032
С	0.20	_	0.25	0.008	_	0.010
D	20.83	_	21.08	0.820	_	0.830
E	8.26	_	8.76	0.325		0.345
E1	7.49		7.75	0.295		0.305
E2	6.27	_	7.29	0.247		0.287
e	1.27 BSC		0.	0.050 BSC		

Plastic TSOP - 28-pins Package Code: T (Type I)



Plastic TSOP (T—Type I)						
	Millimeters			Inches		
Symbol	Min	Max	Min	Max		
Ref. Std.						
No. Leads			28			
Α	1.00	1.20	0.03	7 0.047		
A1	0.05	0.20	0.00	2 0.008		
В	0.16	0.27	0.00	6 0.011		
С	0.10	0.20	0.00	4 0.008		
D	7.90	8.10	0.30	8 0.316		
Е	11.70	11.90	0.45	6 0.465		
Н	13.20	13.60	0.51	5 0.531		
е	0.55 BSC		0.0)22 BSC		
L	0.30	0.70	0.01	1 0.027		
α	0°	5°	0°	5°		

- Notes:
 1. Controlling dimension: millimeters, unless otherwise specified.
 2. BSC = Basic lead spacing between centers.
 3. Dimensions D and E do not include mold flash protrusions and should be measured from the bottom of the package.
 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane.