

100-Pin TQFP Commercial Temp Industrial Temp

# 256K x 36 9Mb Sync Burst SRAMs

250 MHz–200 MHz  $1.8~\textrm{V}~\textrm{V}_\textrm{DD}$  1.8~V~I/O

#### **Features**

- Single Cycle Deselect (SCD) operation
- 1.8 V +10%/-10% core power supply
- 1.8 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipeline mode
- Byte Write  $(\overline{BW})$  and/or Global Write  $(\overline{GW})$  operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 100-lead TQFP package

### **Functional Description**

#### **Applications**

The GS880V37AT is a 9,437,184-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

#### **Controls**

Addresses, data I/Os, chip enables  $(\overline{E1}, E2, \overline{E3})$ , address burst control inputs  $(\overline{ADSP}, \overline{ADSC}, \overline{ADV})$ , and write control inputs  $(\overline{Bx}, \overline{BW}, \overline{GW})$  are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable  $(\overline{G})$  and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either  $\overline{ADSP}$  or  $\overline{ADSC}$  inputs. In Burst mode, subsequent burst addresses are generated

internally and are controlled by  $\overline{ADV}$ . The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order ( $\overline{LBO}$ ) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

#### **SCD Pipelined Reads**

The GS880V37AT is a SCD (Single Cycle Deselect) pipelined synchronous SRAM. DCD (Dual Cycle Deselect) versions are also available. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers.

#### Byte Write and Global Write

Byte write operation is performed by using Byte Write enable  $(\overline{BW})$  input combined with one or more individual byte write signals  $(\overline{Bx})$ . In addition, Global Write  $(\overline{GW})$  is available for writing all bytes at one time, regardless of the Byte Write control inputs.

#### Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

#### Core and Interface Voltages


The GS880V37AT operates on a 1.8 V power supply. All input are 1.8 V compatible. Separate output power ( $V_{DDQ}$ ) pins are used to decouple output noise from the internal circuits and are 1.8 V compatible.

## **Parameter Synopsis**

		-250	-225	-200	Unit
Pipeline	t <sub>KQ</sub>	2.5	2.7	3.0	ns
3-1-1-1	tCycle	4.0	4.4	5.0	ns
1.8 V	Curr (x36)	320	295	265	mA



#### GS880V37A 100-Pin TQFP Pinout






## **TQFP Pin Description**

Symbol	Туре	Description
A0, A1	I	Address field LSBs and Address Counter preset Inputs
А	I	Address Inputs
DQA DQB DQc DQD	I/O	Data Input and Output pins
NC	_	No Connect
BW	I	Byte Write—Writes all enabled bytes; active low
Ba, Bb	I	Byte Write Enable for DQA, DQB Data I/Os; active low
Bc, Bd	I	Byte Write Enable for DQc, DQb Data I/Os; active low
CK	1	Clock Input Signal; active high
GW	I	Global Write Enable—Writes all bytes; active low
E <sub>1</sub> , E <sub>3</sub>	I	Chip Enable; active low
E <sub>2</sub>	1	Chip Enable; active high
G	I	Output Enable; active low
ADV	I	Burst address counter advance enable; active low
ADSP, ADSC	I	Address Strobe (Processor, Cache Controller); active low
ZZ	I	Sleep Mode control; active high
LBO	I	Linear Burst Order mode; active low
$V_{\mathrm{DDQ}}$	I	Core power supply
V <sub>SS</sub>	I	I/O and Core Ground
$V_{DDQ}$	I	Output driver power supply
V <sub>DDQ</sub> /DNU	I	V <sub>DDQ</sub> or V <sub>DD</sub> (must be tied high) or Do Not Use (must be left floating)



## GS880V37A Block Diagram





### **Mode Pin Functions**

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Buist Order Control	LBU	Н	Interleaved Burst
Dawar Dawa Cantral	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I <sub>DD</sub> = I <sub>SB</sub>

#### Note:

There is a pull-down device on the ZZ pin, so this input pin can be unconnected and the chip will operate in the default states as specified in the above tables.

#### **Burst Counter Sequences**

### **Linear Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

#### Note:

The burst counter wraps to initial state on the 5th clock.

## **Interleaved Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

#### Note:

The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18

## **Byte Write Truth Table**

Function	GW	BW	Ba	Вв	Вс	Bo	Notes
Read	Н	Н	Х	Х	Х	Х	1
Read	Н	L	Н	Н	Н	Н	1
Write byte a	Н	L	L	Н	Н	Н	2, 3
Write byte b	Н	L	Н	L	Н	Н	2, 3
Write byte c	Н	L	Н	Н	L	Н	2, 3
Write byte d	Н	L	Н	Н	Н	L	2, 3
Write all bytes	Н	L	L	L	L	L	2, 3
Write all bytes	L	Х	Х	Х	Х	Х	

- 1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
- 2. Byte Write Enable inputs BA, BB, BC and/or BD may be used in any combination with BW to write single or multiple bytes.
- 3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.




### Synchronous Truth Table

Operation	Address Used	State Diagram Key <sup>5</sup>	E <sub>1</sub>	E <sup>2</sup>	ADSP	ADSC	ADV	$\overline{W}^3$	DQ <sup>4</sup>
Deselect Cycle, Power Down	None	Х	Н	Х	Х	L	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	F	L	Х	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	F	Н	L	Х	Х	High-Z
Read Cycle, Begin Burst	External	R	L	Т	L	Х	Х	Χ	Q
Read Cycle, Begin Burst	External	R	L	T	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	L	T	Н	L	Х	T	D
Read Cycle, Continue Burst	Next	CR	Χ	Χ	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Н	Χ	Χ	Н	L	F	Q
Write Cycle, Continue Burst	Next	CW	Χ	Χ	Н	Н	L	Т	D
Write Cycle, Continue Burst	Next	CW	Н	Х	Х	Н	L	Т	D
Read Cycle, Suspend Burst	Current		Х	Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current		Х	Х	Н	Н	Н	Т	D
Write Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	Т	D

- 1. X = Don't Care, H = High, L = Low
- 2. E = T (True) if  $E_2 = 1$  and  $\overline{E}_3 = 0$ ; E = F (False) if  $E_2 = 0$  or  $\overline{E}_3 = 1$
- 3. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
- 4.  $\overline{G}$  is an asynchronous input.  $\overline{G}$  can be driven high at any time to disable active output drivers.  $\overline{G}$  low can only enable active drivers (shown as "Q" in the Truth Table above).
- 5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
- 6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See **BOLD** items above.
- 7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See ITALIC items above.




## **Simplified State Diagram**



- 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes  $\overline{G}$  is tied low.
- 2. The upper portion of the diagram assumes active use of only the Enable (E1, E2, and E3) and Write (BA, BB, BC, BD, BW, and GW) control inputs, and that ADSP is tied high and ADSC is tied low.
- 3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and assumes ADSP is tied high and ADV is tied low.



## Simplified State Diagram with G



- 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of  $\overline{G}$ .
- 2. Use of "Dummy Reads" (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
- 3. Transitions shown in gray tone assume  $\overline{G}$  has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.



## **Absolute Maximum Ratings**

(All voltages reference to  $V_{\rm SS}$ )

Symbol	Description	Value	Unit
$V_{DD}$	Voltage on V <sub>DD</sub> Pins	-0.5 to 3.6	V
$V_{\mathrm{DDQ}}$	Voltage in V <sub>DDQ</sub> Pins	-0.5 to 3.6	V
V <sub>CK</sub>	Voltage on Clock Input Pin	-0.5 to 3.6	V
V <sub>I/O</sub>	Voltage on I/O Pins	$-0.5 \text{ to V}_{DDQ} + 0.5 \ (\leq 3.6 \text{ V max.})$	V
V <sub>IN</sub>	Voltage on Other Input Pins	$-0.5 \text{ to V}_{DD}$ +0.5 ( $\leq 3.6 \text{ V max.}$ )	V
I <sub>IN</sub>	Input Current on Any Pin	+/-20	mA
l <sub>out</sub>	Output Current on Any I/O Pin	+/-20	mA
P <sub>D</sub>	Package Power Dissipation	1.5	W
T <sub>STG</sub>	Storage Temperature	-55 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to 125	°C

#### Note

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.



### **Power Supply Voltage Ranges**

Parameter	Symbol	Min.	Тур.	Max.	Unit
1.8 V Supply Voltage	$V_{DD}$	1.6	1.8	2.0	V
1.8 V V <sub>DDQ</sub> I/O Supply Voltage	$V_{\mathrm{DDQ}}$	1.6	1.8	2.0	V

#### Note:

The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

## I/O Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V <sub>DD</sub> Input High Voltage	V <sub>IH</sub>	0.6*V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V	1, 2
V <sub>DD</sub> Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.3*V <sub>DD</sub>	V	1, 2
V <sub>DDQ</sub> I/O Input High Voltage	V <sub>IHQ</sub>	0.6*V <sub>DD</sub>	_	V <sub>DDQ</sub> + 0.3	V	1, 2, 3
V <sub>DDQ</sub> I/O Input Low Voltage	$V_{ILQ}$	-0.3	_	0.3*V <sub>DD</sub>	V	1, 2

#### Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be  $-2 \text{ V} > \text{Vi} < \text{V}_{DDn} + 2 \text{ V}$ , with a pulse width not to exceed 20% tKC.
- 3.  $V_{IHQ}$  (max) is voltage on  $V_{DDQ}$  pins plus 0.3 V.

### **Recommended Operating Temperatures**

Parameter	Symbol	Min.	Тур.	Max.	Unit
Ambient Temperature (Commercial Range Versions)	T <sub>A</sub>	0	25	70	°C
Ambient Temperature (Industrial Range Versions)	T <sub>A</sub>	<b>-40</b>	25	85	°C


#### Note:

The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.


Rev: 1.03 7/2004 10/18 © 2002, GSI Technology



## **Undershoot Measurement and Timing**



## **Overshoot Measurement and Timing**



### Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 1.8 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>OUT</sub> = 0 V	6	7	pF


#### Note:

These parameters are sample tested.

### **AC Test Conditions**

Parameter	Conditions
Input high level	V <sub>DD</sub> – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V <sub>DD</sub> /2
Output reference level	V <sub>DDQ</sub> /2
Output load	Fig. 1

- 1. Include scope and jig capacitance.
- Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Device is deselected as defined by the Truth Table.





## **DC Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I <sub>IL</sub>	V <sub>IN</sub> = 0 to V <sub>DD</sub>	-1 uA	1 uA
ZZ Input Current	I <sub>IN1</sub>	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	–1 uA –1 uA	1 uA 100 uA
Input Current	I <sub>IN2</sub>	$\begin{aligned} V_{DD} &\geq V_{IN} \geq V_{IL} \\ 0 \ V &\leq V_{IN} \leq V_{IL} \end{aligned}$	–100 uA –1 uA	1 uA 1 uA
Output Leakage Current	I <sub>OL</sub>	Output Disable, V <sub>OUT</sub> = 0 to V <sub>DD</sub>	–1 uA	1 uA
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 1.6 \text{ V}$	V <sub>DDQ</sub> – 0.4 V	_
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 4 mA, V <sub>DD</sub> = 1.6 V	_	0.4 V

## **Operating Currents**

		Mode Symbol		-2	50	-2	25	-2	00	
Parameter	Test Conditions			0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	Unit
Operating Current	Device Selected; All other inputs $\ge V_{lH}$ or $\le V_{lL}$ Output open	Pipeline	I <sub>DD</sub> I <sub>DDQ</sub>	290 30	300 30	265 30	275 30	240 25	250 25	mA
Standby Current	$ZZ \ge V_{DD} - 0.2 V$	Pipeline	I <sub>SB</sub>	20	30	20	30	20	30	mA
Deselect Current		Pipeline	I <sub>DD</sub>	85	90	80	85	75	80	mA

Note:

All parameters listed are worst case scenario.




## **AC Electrical Characteristics**

	Parameter	Symbol	-25	i0	-225		-200		Unit
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Ullit
	Clock Cycle Time	tKC	4.0		4.4	_	5.0	_	ns
	Clock to Output Valid	tKQ	_	2.5	_	2.7	_	3.0	ns
	Clock to Output Invalid	tKQX	1.0	_	1.0	_	1.0	_	ns
Dinalina	Clock to Output in Low-Z	tLZ <sup>1</sup>	1.0	_	1.0	_	1.0	_	ns
Pipeline	Setup time	tS	1.2	_	1.3	_	1.4	_	ns
	Hold time	tH	0.2	_	0.3	_	0.4	_	ns
	G to Output Valid	tOE	_	1.8	_	2.0	_	2.5	ns
	G to output in High-Z	tOHZ <sup>1</sup>	_	1.8	_	2.0	_	2.5	ns
	Clock HIGH Time tKH		1.3	_	1.3	_	1.3	_	ns
	Clock LOW Time tKL		1.5	_	1.5	_	1.5	_	ns
	Clock to Output in High-Z	tHZ <sup>1</sup>	1.5	2.3	1.5	2.5	1.5	3.0	ns
	G to output in Low-Z tOLZ <sup>1</sup>		0	_	0	_	0	_	ns
	ZZ setup time	tZZS <sup>2</sup>	5	_	5		5		ns
	ZZ hold time tZZ ZZ recovery tZ		1	_	1		1		ns
			100	_	100		100		ns

- 1. These parameters are sampled and are not 100% tested.
- 2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.



## Pipeline Mode Timing (+1)






#### Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to  $I_{SB}2$ . The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high,  $I_{SB}2$  is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

### Sleep Mode Timing Diagram



### **Application Tips**


### Single and Dual Cycle Deselect


SCD devices (like this one) force the use of "dummy read cycles" (read cycles that are launched normally but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings) but greater care must be exercised to avoid excessive bus contention.



## TQFP Package Drawing (Package T)

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
С	Lead Thickness	0.09	—	0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
Е	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch	_	0.65	
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	_	1.00	_
Y	Coplanarity			0.10
θ	Lead Angle	0°	_	7°





#### Notes:

- 1. All dimensions are in millimeters (mm).
- 2. Package width and length do not include mold protrusion.

### **Thermal Characteristics**

Package	Junction to Ambient (θJa) (°C/W)			Junction to Case (θJc)
<u> </u>	0 m/s	1 m/s	2 m/s	(°C/W)
100 TQFP (T)	20.4	19.1	17.2	3.6



## Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number <sup>1</sup>	Туре	Package	Speed <sup>2</sup> (MHz)	T <sub>A</sub> <sup>3</sup>	Status
256K x 36	GS880V37AT-250	Pipeline	TQFP	250	С	
256K x 36	GS880V37AT-225	Pipeline	TQFP	225	С	
256K x 36	GS880V37AT-200	Pipeline	TQFP	200	С	
256K x 36	GS880V37AT-250I	Pipeline	TQFP	250	I	
256K x 36	GS880V37AT-225I	Pipeline	TQFP	225	I	
256K x 36	GS880V37AT-200I	Pipeline	TQFP	200	-	

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS880V37AT-200IT.
- 2.  $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$
- 3. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<a href="https://www.gsitechnology.com">www.gsitechnology.com</a>) for a complete listing of current offerings.



## 9Mb Sync SRAM Datasheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
880V37A_r1		Creation of new datasheet
880V37A_r1_01	Content	<ul> <li>Updated tKQ in table on page 1 and in AC Characteristics table on page 13</li> <li>Updated timing diagram</li> </ul>
880V37A_r1_01; 880V37A_r1_02	Content	Corrected ordering information (added "V" to part number)
880V37A_r1_02; 880V37A_r1_03	Content/Format	Updated format     Removed Preliminary banner due to part qualification