


256 Mbit (16Mb x16, Multiple Bank, Multi-Level, Burst) 1.8V Supply Flash Memory

FEATURES SUMMARY

- SUPPLY VOLTAGE
 - V_{DD} = 1.7V to 2.0V for program, erase and read
 - V_{DDQ} = 1.7V to 2.0V for I/O Buffers
 - V_{PP} = 9V for fast program (12V tolerant)
- SYNCHRONOUS / ASYNCHRONOUS READ
 - Synchronous Burst Read mode: 54MHz
 - Asynchronous Page Read mode
 - Random Access: 85ns
- SYNCHRONOUS BURST READ SUSPEND
- PROGRAMMING TIME
 - 10µs typical Word program time using Buffer Enhanced Factory Program command
- MEMORY ORGANIZATION
 - Multiple Bank Memory Array: 16 Mbit Banks
 - Parameter Blocks (Top or Bottom location)
- DUAL OPERATIONS
 - program/erase in one Bank while read in others
 - No delay between read and write operations
- BLOCK LOCKING
 - All blocks locked at power-up
 - Any combination of blocks can be locked with zero latency
 - WP for Block Lock-Down
 - Absolute Write Protection with $V_{PP} = V_{SS}$
- SECURITY
 - 64 bit unique device number
 - 2112 bit user programmable OTP Cells
- COMMON FLASH INTERFACE (CFI)
- 100,000 PROGRAM/ERASE CYCLES per BLOCK



- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h
 - Top Device Code, M30L0R8000T0: 880Dh.
 - Bottom Device Code, M30L0R8000B0: 880Eh.
- PACKAGE
 - Compliant with Lead-Free Soldering Processes
 - Lead-Free Versions

TABLE OF CONTENTS

| FEATURES SUMMARY1 |
|--|
| Figure 1. Package1 |
| SUMMARY DESCRIPTION |
| Figure 2. Logic Diagram |
| Table 1. Signal Names 8 |
| Figure 3. TFBGA88 Package Connections (Top view through package) |
| Table 2. Bank Architecture 10 |
| Figure 4. Memory Map |
| SIGNAL DESCRIPTIONS |
| Address Inputs (A0-A23) |
| Data Input/Output (DQ0-DQ15) |
| Chip Enable (Ē) |
| Output Enable (G) |
| Write Enable (W). |
| Write Protect (WP) |
| Reset (RP) |
| Latch Enable (L) |
| Clock (K) |
| Wait (WAIT) |
| V _{DD} Supply Voltage |
| V _{DDQ} Supply Voltage |
| V _{PP} Program Supply Voltage |
| V _{SS} Ground |
| V _{SSQ} Ground |
| BUS OPERATIONS |
| Bus Read |
| Bus Write |
| Address Latch |
| Output Disable |
| Standby |
| Reset |
| Table 3. Bus Operations 13 |
| COMMAND INTERFACE |
| Table 4. Command Codes 14 |
| Read Array Command |
| Read Status Register Command14 |
| Read Electronic Signature Command |
| Read CFI Query Command |
| Clear Status Register Command15 |

| | Block Erase Command | 15 |
|-----|---|----|
| | Program Command | 16 |
| | Buffer Program Command | 16 |
| | Buffer Enhanced Factory Program Command | 17 |
| | Setup Phase | 17 |
| | Program and Verify Phase | 17 |
| | Exit Phase | 17 |
| | Program/Erase Suspend Command | 18 |
| | Program/Erase Resume Command | 18 |
| | Protection Register Program Command | 18 |
| | Set Configuration Register Command | |
| | Block Lock Command | 19 |
| | Block Unlock Command | 19 |
| | Block Lock-Down Command | 19 |
| | Table 5. Standard Commands. | 20 |
| | Table 6. Factory Program Command Factory Program Command | 21 |
| | Table 7. Electronic Signature Codes | 21 |
| | Figure 5. Protection Register Memory Map | 22 |
| | Table 8. Protection Register Locks | |
| | | |
| ST/ | ATUS REGISTER | 24 |
| | Program/Erase Controller Status Bit (SR7) | 24 |
| | Erase Suspend Status Bit (SR6) | |
| | Erase Status Bit (SR5) | |
| | Program Status Bit (SR4) | |
| | V _{PP} Status Bit (SR3) | |
| | Program Suspend Status Bit (SR2). | |
| | Block Protection Status Bit (SR1) | |
| | Bank Write/Multiple Word Program Status Bit (SR0) | |
| | Table 9. Status Register Bits | |
| | | |
| со | NFIGURATION REGISTER | 27 |
| | Read Select Bit (CR15) | 27 |
| | X-Latency Bits (CR13-CR11). | |
| | Table 10. X-Latency Settings. | |
| | Wait Polarity Bit (CR10) | |
| | Data Output Configuration Bit (CR9) | |
| | Wait Configuration Bit (CR8) | |
| | Burst Type Bit (CR7) | |
| | Valid Clock Edge Bit (CR6) | |
| | Wrap Burst Bit (CR3). | |
| | Burst length Bits (CR2-CR0). | |
| | Table 11. Configuration Register | |
| | Table 12. Burst Type Definition | |
| | | |
| | Figure 6. X-Latency and Data Output Configuration Example | |
| | Figure 7. Wait Configuration Example | 32 |

| READ MODES | . 33 |
|---|------|
| Asynchronous Read Mode | . 33 |
| Synchronous Burst Read Mode | . 33 |
| Synchronous Burst Read Suspend | |
| Single Synchronous Read Mode | . 34 |
| DUAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE | . 35 |
| Table 13. Dual Operations Allowed In Other Banks | . 35 |
| Table 14. Dual Operations Allowed In Same Bank | . 35 |
| Table 15. Dual Operation Limitations | . 36 |
| BLOCK LOCKING | . 36 |
| Reading a Block's Lock Status | . 36 |
| Locked State | . 36 |
| Unlocked State | . 36 |
| Lock-Down State | |
| Locking Operations During Erase Suspend | |
| Table 16. Lock Status | . 37 |
| PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES | . 38 |
| Table 17. Program/Erase Times and Endurance Cycles. | . 38 |
| MAXIMUM RATING | . 39 |
| Table 18. Absolute Maximum Ratings | . 39 |
| DC AND AC PARAMETERS. | . 40 |
| Table 19. Operating and AC Measurement Conditions | . 40 |
| Figure 8. AC Measurement I/O Waveform | |
| Figure 9. AC Measurement Load Circuit. | |
| Table 20. Capacitance | |
| Table 21. DC Characteristics - Currents | . 41 |
| Table 22. DC Characteristics - Voltages | . 42 |
| Figure 10.Asynchronous Random Access Read AC Waveforms | . 43 |
| Figure 11.Asynchronous Page Read AC Waveforms | |
| Table 23. Asynchronous Read AC Characteristics | |
| Figure 12.Synchronous Burst Read AC Waveforms | |
| Figure 13.Single Synchronous Read AC Waveforms | |
| Figure 14.Synchronous Burst Read Suspend AC Waveforms | |
| Figure 15.Clock input AC Waveform | |
| Table 24. Synchronous Read AC Characteristics | |
| Figure 16.write AC Waveforms, write Enable Controlled Table 25. Write AC Characteristics, Write Enable Controlled | |
| Figure 17.Write AC Waveforms, Chip Enable Controlled | |
| Table 26. Write AC Characteristics, Chip Enable Controlled Table 26. Write AC Characteristics, Chip Enable Controlled | |
| Figure 18.Reset and Power-up AC Waveforms | |

| PACKAGE MECHANICAL 55 Figure 19.TFBGA88 8x10mm - 8x10 ball array, 0.8mm pitch, Bottom View Package Outline 55 Table 28. TFBGA88 8x10mm - 8x10 ball array, 0.8mm pitch, Package Mechanical Data 55 PART NUMBERING 56 Table 29. Ordering Information Scheme 56 APPENDIX A.BLOCK ADDRESS TABLES 57 Table 30. M30L0R8000T0 - Parameter Bank Block Addresses 58 Table 31. M30L0R8000T0 - Nain Bank Base Addresses 58 Table 32. M30L0R8000T0 - Block Addresses in Main Banks 58 Table 33. M30L0R8000B0 - Barameter Bank Block Addresses 59 Table 33. M30L0R8000B0 - Barameter Bank Block Addresses 59 Table 34. M30L0R8000B0 - Bank Base Addresses 59 Table 33. M30L0R8000B0 - Block Addresses in Main Banks 59 Table 35. M30L0R8000B0 - Block Addresses in Main Banks 59 APPENDIX B.COMMON FLASH INTERFACE 60 Table 36. Query Structure Overview 60 Table 37. CFI Query Identification String. 60 Table 38. CFI Query System Interface Information 61 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 41. Protection Register Information 61 Table 42. Burst |
|--|
| Table 28. TFBGA88 8x10mm - 8x10 ball array, 0.8mm pitch, Package Mechanical Data 55 PART NUMBERING 56 Table 29. Ordering Information Scheme 56 APPENDIX A.BLOCK ADDRESS TABLES 57 Table 30. M30L0R8000T0 - Parameter Bank Block Addresses 58 Table 31. M30L0R8000T0 - Block Addresses in Main Banks 58 Table 32. M30L0R8000T0 - Block Addresses in Main Banks 58 Table 33. M30L0R8000B0 - Parameter Bank Block Addresses 59 Table 33. M30L0R800B0 - Parameter Bank Block Addresses 59 Table 33. M30L0R800B0 - Parameter Bank Block Addresses 59 Table 34. M30L0R800B0 - Main Bank Base Addresses 59 Table 35. M30L0R800B0 - Block Addresses in Main Banks 59 APPENDIX B.COMMON FLASH INTERFACE. 60 Table 36. Query Structure Overview 60 Table 37. CFI Query Identification String. 60 Table 38. CFI Query System Interface Information 61 Table 39. Device Geometry Definition. 62 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 41. Protection Register Information 64 Table 42. Burst Read Information 65 Table 43. Bank and Erase Block Region 1 I |
| PART NUMBERING 56 Table 29. Ordering Information Scheme 56 APPENDIX A.BLOCK ADDRESS TABLES 57 Table 30. M30L0R8000T0 - Parameter Bank Block Addresses 58 Table 31. M30L0R8000T0 - Block Addresses in Main Banks 58 Table 32. M30L0R8000T0 - Block Addresses in Main Banks 58 Table 33. M30L0R8000B0 - Parameter Bank Block Addresses 59 Table 34. M30L0R8000B0 - Main Bank Base Addresses 59 Table 35. M30L0R8000B0 - Main Bank Base Addresses 59 Table 35. M30L0R8000B0 - Block Addresses in Main Banks 59 APPENDIX B.COMMON FLASH INTERFACE. 60 Table 36. Query Structure Overview 60 Table 37. CFI Query Identification String. 60 Table 38. CFI Query System Interface Information 61 Table 39. Device Geometry Definition. 62 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 41. Protection Register Information 64 Table 42. Burst Read Information 65 Table 43. Bank and Erase Block Region 1 Information 65 Table 43. Bank and Erase Block Region 1 Information 66 Table 44. Bank and Erase Block Region 2 Information 67 |
| Table 29. Ordering Information Scheme 56 APPENDIX A.BLOCK ADDRESS TABLES 57 Table 30. M30L0R8000T0 - Parameter Bank Block Addresses 58 Table 31. M30L0R8000T0 - Block Addresses in Main Banks 58 Table 32. M30L0R8000D0 - Block Addresses in Main Banks 58 Table 33. M30L0R8000B0 - Parameter Bank Block Addresses 59 Table 34. M30L0R8000B0 - Parameter Bank Block Addresses 59 Table 35. M30L0R8000B0 - Main Bank Base Addresses 59 Table 35. M30L0R8000B0 - Block Addresses in Main Banks 59 APPENDIX B.COMMON FLASH INTERFACE. 60 Table 36. Query Structure Overview 60 Table 37. CFI Query Identification String 60 Table 38. CFI Query System Interface Information 61 Table 39. Device Geometry Definition 62 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 41. Protection Register Information 64 Table 42. Burst Read Information 65 Table 43. Bank and Erase Block Region 1 Information 66 Table 44. Bank and Erase Block Region 2 Information 67 APPENDIX C.FLOWCHARTS AND PSEUDO CODES 69 Figure 20.Program Flowchart and Pseudo Code |
| APPENDIX A.BLOCK ADDRESS TABLES. 57 Table 30. M30L0R8000T0 - Parameter Bank Block Addresses 58 Table 31. M30L0R8000T0 - Main Bank Base Addresses 58 Table 32. M30L0R8000B0 - Parameter Bank Block Addresses 59 Table 33. M30L0R8000B0 - Parameter Bank Block Addresses 59 Table 34. M30L0R8000B0 - Main Bank Base Addresses 59 Table 35. M30L0R8000B0 - Block Addresses in Main Banks 59 Table 35. M30L0R8000B0 - Block Addresses in Main Banks 59 APPENDIX B.COMMON FLASH INTERFACE. 60 Table 36. Query Structure Overview 60 Table 36. CI Query System Interface Information 61 Table 39. Device Geometry Definition 62 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 41. Protection Register Information 64 Table 42. Burst Read Information 65 Table 43. Bank and Erase Block Region Information 66 Table 45. Bank and Erase Block Region 2 Information 67 Table 45. Bank and Erase Block Region 2 Information 67 Table 45. Bank and Erase Block Region 2 Information 67 Table 45. Bank and Erase Block Region 2 Information 67 Table 45. Bank and |
| Table 30. M30L0R8000T0 - Parameter Bank Block Addresses 58 Table 31. M30L0R8000T0 - Main Bank Base Addresses 58 Table 32. M30L0R8000T0 - Block Addresses in Main Banks 58 Table 33. M30L0R8000B0 - Parameter Bank Block Addresses 59 Table 34. M30L0R8000B0 - Main Bank Base Addresses 59 Table 34. M30L0R8000B0 - Block Addresses in Main Banks 59 Table 35. M30L0R8000B0 - Block Addresses in Main Banks 59 APPENDIX B.COMMON FLASH INTERFACE. 60 Table 36. Query Structure Overview 60 Table 37. CFI Query Identification String 60 Table 38. CFI Query System Interface Information 61 Table 39. Device Geometry Definition 62 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 41. Protection Register Information 64 Table 43. Bank and Erase Block Region Information 65 Table 43. Bank and Erase Block Region 1 Information 66 Table 45. Bank and Erase Block Region 2 Information 67 APPENDIX C.FLOWCHARTS AND PSEUDO CODES 69 Figure 20.Program Flowchart and Pseudo Code 70 Figure 21.Buffer Program Flowchart and Pseudo Code 71 Figure 23.Bl |
| Table 31. M30L0R8000T0 - Main Bank Base Addresses 58 Table 32. M30L0R8000B0 - Block Addresses in Main Banks 58 Table 33. M30L0R8000B0 - Parameter Bank Block Addresses 59 Table 34. M30L0R8000B0 - Main Bank Base Addresses 59 Table 35. M30L0R8000B0 - Block Addresses in Main Banks 59 APPENDIX B.COMMON FLASH INTERFACE. 60 Table 36. Query Structure Overview 60 Table 37. CFI Query Identification String. 60 Table 38. CFI Query System Interface Information 61 Table 39. Device Geometry Definition. 62 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 41. Protection Register Information 64 Table 42. Burst Read Information 65 Table 43. Bank and Erase Block Region Information 65 Table 44. Bank and Erase Block Region 1 Information 66 Table 45. Bank and Erase Block Region 2 Information 67 APPENDIX C.FLOWCHARTS AND PSEUDO CODES 69 Figure 20.Program Flowchart and Pseudo Code 70 Figure 21.Buffer Program Flowchart and Pseudo Code 71 Figure 23.Block Erase Flowchart and Pseudo Code 72 Figure 24.Erase Suspend & Resume Flowcha |
| Table 32. M30L0R8000T0 - Block Addresses in Main Banks 58 Table 33. M30L0R8000B0 - Parameter Bank Block Addresses 59 Table 34. M30L0R8000B0 - Main Bank Base Addresses 59 Table 35. M30L0R8000B0 - Block Addresses in Main Banks 59 APPENDIX B.COMMON FLASH INTERFACE. 60 Table 36. Query Structure Overview 60 Table 37. CFI Query Identification String. 60 Table 38. CFI Query System Interface Information 61 Table 39. Device Geometry Definition. 62 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 41. Protection Register Information 64 Table 42. Burst Read Information 65 Table 43. Bank and Erase Block Region Information 66 Table 44. Bank and Erase Block Region 1 Information 67 APPENDIX C.FLOWCHARTS AND PSEUDO CODES 69 Figure 20.Program Flowchart and Pseudo Code 70 Figure 23.Block Erase Flowchart and Pseudo Code 71 Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code 72 Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code 73 Figure 25.Locking Operations Flowchart and Pseudo Code 74 Figure 26.Protection |
| Table 33. M30L0R8000B0 - Parameter Bank Block Addresses 59 Table 34. M30L0R8000B0 - Main Bank Base Addresses 59 Table 35. M30L0R8000B0 - Block Addresses in Main Banks 59 APPENDIX B.COMMON FLASH INTERFACE. 60 Table 36. Query Structure Overview 60 Table 37. CFI Query Identification String. 60 Table 38. CFI Query System Interface Information 61 Table 39. Device Geometry Definition 62 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 41. Protection Register Information 64 Table 43. Bank and Erase Block Region Information 65 Table 43. Bank and Erase Block Region 1 Information 66 Table 45. Bank and Erase Block Region 2 Information 67 APPENDIX C.FLOWCHARTS AND PSEUDO CODES 69 Figure 20.Program Flowchart and Pseudo Code 70 Figure 21.Buffer Program Flowchart and Pseudo Code 71 Figure 22.Program Suspend & Resume Flowchart and Pseudo Code 72 Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code 73 Figure 25.Locking Operations Flowchart and Pseudo Code 74 Figure 26.Protection Register Program Flowchart and Pseudo Code 74 |
| Table 34. M30L0R8000B0 - Main Bank Base Addresses 59 Table 35. M30L0R8000B0 - Block Addresses in Main Banks 59 APPENDIX B.COMMON FLASH INTERFACE. 60 Table 36. Query Structure Overview 60 Table 37. CFI Query Identification String. 60 Table 38. CFI Query System Interface Information 61 Table 39. Device Geometry Definition 62 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 41. Protection Register Information 64 Table 43. Bank and Erase Block Region Information 65 Table 45. Bank and Erase Block Region 1 Information 66 Table 45. Bank and Erase Block Region 2 Information 67 APPENDIX C.FLOWCHARTS AND PSEUDO CODES 69 Figure 20.Program Flowchart and Pseudo Code 70 Figure 21.Buffer Program Flowchart and Pseudo Code 71 Figure 23.Block Erase Flowchart and Pseudo Code 72 Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code 73 Figure 25.Locking Operations Flowchart and Pseudo Code 74 Figure 26.Protection Register Program Flowchart and Pseudo Code 74 |
| Table 35. M30L0R8000B0 - Block Addresses in Main Banks 59 APPENDIX B.COMMON FLASH INTERFACE. 60 Table 36. Query Structure Overview 60 Table 37. CFI Query Identification String. 60 Table 38. CFI Query System Interface Information 61 Table 39. Device Geometry Definition 62 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 42. Burst Read Information 64 Table 43. Bank and Erase Block Region Information 65 Table 43. Bank and Erase Block Region 1 Information 66 Table 45. Bank and Erase Block Region 2 Information 67 APPENDIX C.FLOWCHARTS AND PSEUDO CODES 69 Figure 20.Program Flowchart and Pseudo Code 70 Figure 22.Program Suspend & Resume Flowchart and Pseudo Code 71 Figure 23.Block Erase Flowchart and Pseudo Code 72 Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code 73 Figure 25.Locking Operations Flowchart and Pseudo Code 74 Figure 26.Protection Register Program Flowchart and Pseudo Code 74 |
| APPENDIX B.COMMON FLASH INTERFACE. 60 Table 36. Query Structure Overview 60 Table 37. CFI Query Identification String. 60 Table 38. CFI Query System Interface Information 61 Table 39. Device Geometry Definition 62 Table 40. Primary Algorithm-Specific Extended Query Table 63 Table 41. Protection Register Information 64 Table 42. Burst Read Information 65 Table 43. Bank and Erase Block Region Information 65 Table 44. Bank and Erase Block Region 1 Information 66 Table 45. Bank and Erase Block Region 2 Information 67 APPENDIX C.FLOWCHARTS AND PSEUDO CODES 69 Figure 20.Program Flowchart and Pseudo Code 70 Figure 21.Buffer Program Flowchart and Pseudo Code 71 Figure 23.Block Erase Flowchart and Pseudo Code 72 Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code 73 Figure 25.Locking Operations Flowchart and Pseudo Code 74 Figure 26.Protection Register Program Flowchart and Pseudo Code 74 |
| Table 36. Query Structure Overview60Table 37. CFI Query Identification String.60Table 38. CFI Query System Interface Information61Table 39. Device Geometry Definition.62Table 40. Primary Algorithm-Specific Extended Query Table63Table 41. Protection Register Information64Table 42. Burst Read Information65Table 43. Bank and Erase Block Region Information65Table 45. Bank and Erase Block Region 1 Information66Table 45. Bank and Erase Block Region 2 Information67APPENDIX C.FLOWCHARTS AND PSEUDO CODESFigure 20.Program Flowchart and Pseudo Code70Figure 21.Buffer Program Flowchart and Pseudo Code71Figure 23.Block Erase Flowchart and Pseudo Code72Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code73Figure 25.Locking Operations Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code74 |
| Table 37. CFI Query Identification String.60Table 38. CFI Query System Interface Information61Table 39. Device Geometry Definition.62Table 40. Primary Algorithm-Specific Extended Query Table63Table 41. Protection Register Information64Table 42. Burst Read Information65Table 43. Bank and Erase Block Region Information65Table 44. Bank and Erase Block Region 1 Information66Table 45. Bank and Erase Block Region 2 Information67APPENDIX C.FLOWCHARTS AND PSEUDO CODES69Figure 20.Program Flowchart and Pseudo Code70Figure 21.Buffer Program Flowchart and Pseudo Code71Figure 23.Block Erase Flowchart and Pseudo Code72Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code73Figure 25.Locking Operations Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code74 |
| Table 38. CFI Query System Interface Information61Table 39. Device Geometry Definition62Table 40. Primary Algorithm-Specific Extended Query Table63Table 41. Protection Register Information64Table 42. Burst Read Information65Table 43. Bank and Erase Block Region Information65Table 44. Bank and Erase Block Region 1 Information66Table 45. Bank and Erase Block Region 2 Information67APPENDIX C.FLOWCHARTS AND PSEUDO CODES69Figure 20.Program Flowchart and Pseudo Code70Figure 21.Buffer Program Flowchart and Pseudo Code70Figure 23.Block Erase Flowchart and Pseudo Code71Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code73Figure 25.Locking Operations Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code74 |
| Table 39. Device Geometry Definition.62Table 40. Primary Algorithm-Specific Extended Query Table63Table 41. Protection Register Information64Table 42. Burst Read Information65Table 43. Bank and Erase Block Region Information65Table 44. Bank and Erase Block Region 1 Information66Table 45. Bank and Erase Block Region 2 Information67APPENDIX C.FLOWCHARTS AND PSEUDO CODESFigure 20. Program Flowchart and Pseudo Code69Figure 21. Buffer Program Flowchart and Pseudo Code70Figure 22. Program Suspend & Resume Flowchart and Pseudo Code71Figure 23. Block Erase Flowchart and Pseudo Code72Figure 24. Erase Suspend & Resume Flowchart and Pseudo Code73Figure 25. Locking Operations Flowchart and Pseudo Code74Figure 26. Protection Register Program Flowchart and Pseudo Code74Figure 26. Protection Register Program Flowchart and Pseudo Code74 |
| Table 40. Primary Algorithm-Specific Extended Query Table63Table 41. Protection Register Information64Table 42. Burst Read Information65Table 43. Bank and Erase Block Region Information65Table 44. Bank and Erase Block Region 1 Information66Table 45. Bank and Erase Block Region 2 Information67APPENDIX C.FLOWCHARTS AND PSEUDO CODESFigure 20.Program Flowchart and Pseudo Code69Figure 21.Buffer Program Flowchart and Pseudo Code70Figure 22.Program Suspend & Resume Flowchart and Pseudo Code71Figure 23.Block Erase Flowchart and Pseudo Code72Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code73Figure 25.Locking Operations Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code74 |
| Table 41. Protection Register Information64Table 42. Burst Read Information65Table 43. Bank and Erase Block Region Information65Table 44. Bank and Erase Block Region 1 Information66Table 45. Bank and Erase Block Region 2 Information67APPENDIX C.FLOWCHARTS AND PSEUDO CODESFigure 20.Program Flowchart and Pseudo Code69Figure 21.Buffer Program Flowchart and Pseudo Code70Figure 22.Program Suspend & Resume Flowchart and Pseudo Code71Figure 23.Block Erase Flowchart and Pseudo Code72Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code73Figure 25.Locking Operations Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code74 |
| Table 42. Burst Read Information65Table 43. Bank and Erase Block Region Information65Table 44. Bank and Erase Block Region 1 Information66Table 45. Bank and Erase Block Region 2 Information67APPENDIX C.FLOWCHARTS AND PSEUDO CODES69Figure 20.Program Flowchart and Pseudo Code69Figure 21.Buffer Program Flowchart and Pseudo Code70Figure 22.Program Suspend & Resume Flowchart and Pseudo Code71Figure 23.Block Erase Flowchart and Pseudo Code72Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code73Figure 25.Locking Operations Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code75 |
| Table 43. Bank and Erase Block Region Information65Table 44. Bank and Erase Block Region 1 Information66Table 45. Bank and Erase Block Region 2 Information67 APPENDIX C.FLOWCHARTS AND PSEUDO CODES 69Figure 20.Program Flowchart and Pseudo Code69Figure 21.Buffer Program Flowchart and Pseudo Code70Figure 22.Program Suspend & Resume Flowchart and Pseudo Code71Figure 23.Block Erase Flowchart and Pseudo Code72Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code73Figure 25.Locking Operations Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code75 |
| Table 44. Bank and Erase Block Region 1 Information66Table 45. Bank and Erase Block Region 2 Information67 APPENDIX C.FLOWCHARTS AND PSEUDO CODES 69Figure 20.Program Flowchart and Pseudo Code69Figure 21.Buffer Program Flowchart and Pseudo Code70Figure 22.Program Suspend & Resume Flowchart and Pseudo Code71Figure 23.Block Erase Flowchart and Pseudo Code72Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code73Figure 25.Locking Operations Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code75 |
| Table 45. Bank and Erase Block Region 2 Information67APPENDIX C.FLOWCHARTS AND PSEUDO CODES69Figure 20.Program Flowchart and Pseudo Code69Figure 21.Buffer Program Flowchart and Pseudo Code70Figure 22.Program Suspend & Resume Flowchart and Pseudo Code71Figure 23.Block Erase Flowchart and Pseudo Code72Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code73Figure 25.Locking Operations Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code75 |
| APPENDIX C.FLOWCHARTS AND PSEUDO CODES 69 Figure 20.Program Flowchart and Pseudo Code 69 Figure 21.Buffer Program Flowchart and Pseudo Code 70 Figure 22.Program Suspend & Resume Flowchart and Pseudo Code 71 Figure 23.Block Erase Flowchart and Pseudo Code 72 Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code 73 Figure 25.Locking Operations Flowchart and Pseudo Code 74 Figure 26.Protection Register Program Flowchart and Pseudo Code 75 |
| Figure 20.Program Flowchart and Pseudo Code69Figure 21.Buffer Program Flowchart and Pseudo Code70Figure 22.Program Suspend & Resume Flowchart and Pseudo Code71Figure 23.Block Erase Flowchart and Pseudo Code72Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code73Figure 25.Locking Operations Flowchart and Pseudo Code74Figure 26.Protection Register Program Flowchart and Pseudo Code75 |
| Figure 21.Buffer Program Flowchart and Pseudo Code 70 Figure 22.Program Suspend & Resume Flowchart and Pseudo Code 71 Figure 23.Block Erase Flowchart and Pseudo Code 72 Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code 73 Figure 25.Locking Operations Flowchart and Pseudo Code 74 Figure 26.Protection Register Program Flowchart and Pseudo Code 75 |
| Figure 22.Program Suspend & Resume Flowchart and Pseudo Code 71 Figure 23.Block Erase Flowchart and Pseudo Code 72 Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code 73 Figure 25.Locking Operations Flowchart and Pseudo Code 74 Figure 26.Protection Register Program Flowchart and Pseudo Code 75 |
| Figure 23.Block Erase Flowchart and Pseudo Code 72 Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code 73 Figure 25.Locking Operations Flowchart and Pseudo Code 74 Figure 26.Protection Register Program Flowchart and Pseudo Code 75 |
| Figure 24.Erase Suspend & Resume Flowchart and Pseudo Code 73 Figure 25.Locking Operations Flowchart and Pseudo Code 74 Figure 26.Protection Register Program Flowchart and Pseudo Code 75 |
| Figure 25.Locking Operations Flowchart and Pseudo Code 74 Figure 26.Protection Register Program Flowchart and Pseudo Code 75 |
| Figure 26.Protection Register Program Flowchart and Pseudo Code |
| |
| Figure 27.Buffer Enhanced Factory Program Flowchart and Pseudo Code |
| |
| APPENDIX D.COMMAND INTERFACE STATE TABLES77 |
| Table 46. Command Interface States - Modify Table, Next State |
| Table 47. Command Interface States - Modify Table, Next Output. 79 |
| Table 48. Command Interface States - Lock Table, Next State 80 |
| Table 49. Command Interface States - Lock Table, Next Output 81 |
| REVISION HISTORY |

| Table 50. Document Revision History | | 82 |
|-------------------------------------|--|----|
|-------------------------------------|--|----|



SUMMARY DESCRIPTION

The M30L0R8000T0 and M30L0R8000B0 are 256 Mbit (16 Mbit x16) non-volatile Flash memories that may be erased electrically at block level and programmed in-system on a Word-by-Word basis using a 1.7V to 2.0V V_{DD} supply for the circuitry and a 1.7V to 2.0V V_{DDQ} supply for the lnput/Output pins. An optional 9V V_{PP} power supply is provided to speed up factory programming.

The device features an asymmetrical block architecture and is based on a multi-level cell technology.

The M30L0R8000x0 has an array of 259 blocks, and is divided into 16 Mbit banks. There are 15 banks each containing 16 main blocks of 64 KWords, and one parameter bank containing 4 parameter blocks of 16 KWords and 15 main blocks of 64 KWords.

The Multiple Bank Architecture allows Dual Operations, while programming or erasing in one bank, read operations are possible in other banks. Only one bank at a time is allowed to be in program or erase mode. It is possible to perform burst reads that cross bank boundaries. The bank architecture is summarized in Table 2., and the memory maps are shown in Figure 4. The Parameter Blocks are located at the top of the memory address space for the M30L0R8000T0, and at the bottom for the M30L0R8000B0.

Each block can be erased separately. Erase can be suspended, in order to perform a program or read operation in any other block, and then resumed. Program can be suspended to read data at any memory location except for the one being programmed, and then resumed. Each block can be programmed and erased over 100,000 cycles using the supply voltage V_{DD}. There is a Buffer Enhanced Factory programming command available to speed up programming.

Program and erase commands are written to the Command Interface of the memory. An internal Program/Erase Controller takes care of the timings necessary for program and erase operations. The end of a program or erase operation can be detected and any error conditions identified in the Status Register. The command set required to control the memory is consistent with JEDEC standards. The device supports Synchronous Burst Read and Asynchronous Read from all blocks of the memory array; at power-up the device is configured for Asynchronous Read. In Synchronous Burst Read mode, data is output on each clock cycle at frequencies of up to 54MHz. The Synchronous Burst Read operation can be suspended and resumed.

The device features an Automatic Standby mode. When the bus is inactive during Asynchronous Read operations, the device automatically switches to the Automatic Standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.

The M30L0R8000x0 features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency, enabling instant code and data protection. All blocks have three levels of protection. They can be locked and locked-down individually preventing any accidental programming or erasure. There is an additional hardware protection against program and erase. When $V_{PP} \leq V_{PPLK}$ all blocks are protected against program or erase. All blocks are locked at powerup.

The device includes 17 Protection Registers and 2 Protection Register locks, one for the first Protection Register and the other for the 16 One-Time-Programmable (OTP) Protection Registers of 128 bits each. The first Protection Register is divided into two segments: a 64 bit segment containing a unique device number written by ST, and a 64 bit segment One-Time-Programmable (OTP) by the user. The user programmable segment can be permanently protected. Figure 5., shows the Protection Register Memory Map.

The M30L0R8000x0 is offered in a Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch package.

In addition to the standard version, the packages are also available in Lead-free version, in compliance with JEDEC Std J-STD-020B, the ST ECO-PACK 7191395 Specification, and the RoHS (Restriction of Hazardous Substances) directive. All packages are compliant with Lead-free soldering processes.

The devices are supplied with all the bits erased (set to '1').

/7/




Figure 2. Logic Diagram

Table 1. Signal Names

| A0-A23 | Address Inputs |
|------------------|---|
| DQ0-DQ15 | Data Input/Outputs, Command Inputs |
| Ē | Chip Enable |
| G | Output Enable |
| W | Write Enable |
| RP | Reset |
| WP | Write Protect |
| К | Clock |
| Ē | Latch Enable |
| WAIT | Wait |
| V _{DD} | Supply Voltage |
| V _{DDQ} | Supply Voltage for Input/Output Buffers |
| Vpp | Optional Supply Voltage for Fast Program & Erase |
| V _{SS} | Ground |
| V _{SSQ} | Ground Input/Output Supply |
| NC | Not Connected Internally |
| DU | Do Not Use |

A7/

8/83

| - | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
|---|-----------------|-----------------|------------------|-----------------|-----------------|-----------------|------------------|------------------|
| | DU | (DU) | | | | | (DU) | (DU) |
| | A4 | A18 | A19 | V _{SS} | V _{DD} | NC | A21 | (A11) |
| : | A5 | NC | A23 | V _{SS} | NC | ĸ | A22 | A12 |
| | A3 | A17 | NC | V _{PP} | NC | NC | A9 | A13 |
| | A2 | A7 | NC | WP | (Ē) | A20 | A10 | A15 |
| | A1 | A6 | NC | (RP) | Ŵ | A8 | A14 | A16 |
| i | AO | DQ8 | DQ2 | (DQ10) | DQ5 | (DQ13) | WAIT | NC |
| | NC | DQ0 | DQ1 | DQ3 | DQ12 | DQ14 | DQ7 | NC |
| | NC | G | DQ9 | (DQ11) | DQ4 | DQ6 | DQ15 | V _{DDQ} |
| (| (E) | NC | NC | NC | NC | NC | V _{DDQ} | NC |
| | V _{SS} | V _{SS} | V _{DDQ} | V _{DD} | V _{SS} | V _{SS} | V _{SS} | V _{SS} |
| 1 | (DU) | DU | | | | | DU | DU |


Figure 3. TFBGA88 Package Connections (Top view through package)

9/83

Table 2. Bank Architecture

| Number | Bank Size | Parameter Blocks | Main Blocks |
|----------------|-----------|-----------------------|------------------------|
| Parameter Bank | 16 Mbits | 4 blocks of 16 KWords | 15 blocks of 64 KWords |
| Bank 1 | 16 Mbits | - | 16 blocks of 64 KWords |
| Bank 2 | 16 Mbits | - | 16 blocks of 64 KWords |
| Bank 3 | 16 Mbits | - | 16 blocks of 64 KWords |
| | | | |
| Bank 14 | 16 Mbits | - | 16 blocks of 64 KWords |
| Bank 15 | 16 Mbits | - | 16 blocks of 64 KWords |

Figure 4. Memory Map



<u>لرکم</u>

10/83

SIGNAL DESCRIPTIONS

See Figure 2., Logic Diagram and Table 1., Signal Names, for a brief overview of the signals connected to this device.

Address Inputs (A0-A23). The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the Program/Erase Controller.

Data Input/Output (DQ0-DQ15). The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Bus Write operation.

Chip Enable (E). The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is at V_{IL} and Reset is at V_{IH} the device is in active mode. When Chip Enable is at V_{IH} the memory is deselected, the outputs are high impedance and the power consumption is reduced to the stand-by level.

Output Enable (G). The Output Enable input controls data outputs during the Bus Read operation of the memory.

Write Enable (W). The Write Enable input controls the Bus Write operation of the memory's Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

Write Protect (WP). Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is at V_{IL} , the Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at V_{IH} , the Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (refer to Table 16., Lock Status).

Reset (RP). The Reset input provides a hardware reset of the memory. When Reset is at V_{IL} , the memory is in reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current I_{DD2} . Refer to Table 21., DC Characteristics - Currents, for the value of I_{DD2} . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at V_{IH} , the device is in normal operation. Exiting reset mode the device enters asynchronous read mode, but a negative transi-

tion of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to V_{RPH} (refer to Table 22., DC Characteristics - Voltages).

Latch Enable (L). Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is at V_{IL} and it is inhibited when Latch Enable is at V_{IH} . Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported.

Clock (K). The clock input synchronizes the memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at V_{IL} . Clock is ignored during asynchronous read and in write operations.

Wait (WAIT). Wait is an output signal used during synchronous read to indicate whether the data on the output bus are valid. This output is high impedance when Chip Enable is at V_{IH} , Output Enable is at V_{IH} , or Reset is at V_{IL} . It can be configured to be active during the wait cycle or one data cycle in advance.

 V_{DD} Supply Voltage . V_{DD} provides the power supply to the internal core of the memory device. It is the main power supply for all operations (Read, Program and Erase).

 V_{DDQ} Supply Voltage. V_{DDQ} provides the power supply to the I/O pins and enables all Outputs to be powered independently of V_{DD} . V_{DDQ} can be tied to V_{DD} or can use a separate supply.

 V_{PP} Program Supply Voltage. V_{PP} is both a control input and a power supply pin. The two functions are selected by the voltage range applied to the pin.

If V_{PP} is kept in a low voltage range (0V to V_{DDQ}) V_{PP} is seen as a control input. In this case a voltage lower than V_{PPLK} gives an absolute protection against program or erase, while if V_{PP} is within the V_{PP1} range these functions are enabled (see Tables 21 and 22, DC Characteristics for the relevant values). V_{PP} is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect and program or erase operations continue.

If V_{PP} is in the range of V_{PPH} it acts as a power supply pin. In this condition V_{PP} must be stable until the Program/Erase algorithm is completed.

 $V_{SS}\ Ground.\ V_{SS}$ ground is the reference for the core supply. It must be connected to the system ground.

 V_{SSQ} Ground. V_{SSQ} ground is the reference for the input/output circuitry driven by $V_{DDQ}.$ V_{SSQ} must be connected to V_{SS}

Note: Each device in a system should have V_{DD} , V_{DDQ} and V_{PP} decoupled with a 0.1μ F ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 9., AC Measurement Load Circuit. The PCB track widths should be sufficient to carry the required V_{PP} program and erase currents.



BUS OPERATIONS

There are six standard bus operations that control the device. These are Bus Read, Bus Write, Address Latch, Output Disable, Standby and Reset. See Table 3., Bus Operations, for a summary.

Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect Bus Write operations.

Bus Read. Bus Read operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register and the Common Flash Interface. Both Chip Enable and Output Enable must be at V_{IL} in order to perform a read operation. The Chip Enable input should be used to enable the device. Output Enable should be used to gate data onto the output. The data read depends on the previous command written to the memory (see Command Interface section). See Figures 10, 11, 12 and 13 Read AC Waveforms, and Tables 23 and 24 Read AC Characteristics, for details of when the output becomes valid.

Bus Write. Bus Write operations write Commands to the memory or latch Input Data to be programmed. A bus write operation is initiated when Chip Enable and Write Enable are at V_{IL} with Output Enable at V_{IH} . Commands, Input Data and Addresses are latched on the rising edge of Write Enable or Chip Enable, whichever occurs first. The addresses can also be latched prior to the write operation by toggling Latch Enable. In this case

the Latch Enable should be tied to $V_{\mbox{\scriptsize IH}}$ during the bus write operation.

See Figures 16 and 17, Write AC Waveforms, and Tables 25 and 26, Write AC Characteristics, for details of the timing requirements.

Address Latch. Address latch operations input valid addresses. Both Chip enable and Latch Enable must be at V_{IL} during address latch operations. The addresses are latched on the rising edge of Latch Enable.

Output Disable. The outputs are high impedance when the Output Enable is at V_{IH} .

Standby. Standby disables most of the internal circuitry allowing a substantial reduction of the current consumption. The memory is in standby when Chip Enable and Reset are at V_{IH} . The power consumption is reduced to the standby level I_{DD3} and the outputs are set to high impedance, independently from the Output Enable or Write Enable inputs. If Chip Enable switches to V_{IH} during a program or erase operation, the device enters Standby mode when finished.

Reset. During Reset mode the memory is deselected and the outputs are high impedance. The memory is in Reset mode when Reset is at V_{IL} . The power consumption is reduced to the Reset level, independently from the Chip Enable, Output Enable or Write Enable inputs. If Reset is pulled to V_{SS} during a Program or Erase, this operation is aborted and the memory content is no longer valid.

| Operation | Ē | G | w | Ē | RP | WAIT ⁽⁴⁾ | DQ15-DQ0 |
|----------------|-----|-----|-----|--------------------------------|-----------------|---------------------|------------------------------------|
| Bus Read | VIL | VIL | VIH | V _{IL} ⁽²⁾ | VIH | | Data Output |
| Bus Write | VIL | VIH | VIL | V _{IL} ⁽²⁾ | VIH | | Data Input |
| Address Latch | VIL | Х | VIH | V _{IL} | VIH | | Data Output or Hi-Z ⁽³⁾ |
| Output Disable | VIL | VIH | VIH | Х | VIH | Hi-Z | Hi-Z |
| Standby | VIH | Х | Х | Х | V _{IH} | Hi-Z | Hi-Z |
| Reset | Х | Х | Х | Х | V _{IL} | Hi-Z | Hi-Z |

Table 3. Bus Operations

Note: 1. \underline{X} = Don't care.

2. L can be tied to V_{IH} if the valid address has been previously latched.

3. Depends on \overline{G} .

4. WAIT signal polarity is configured using the Set Configuration Register command.



COMMAND INTERFACE

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. An internal Program/Erase Controller handles all timings and verifies the correct execution of the program and erase commands. The Program/Erase Controller provides a Status Register whose output may be read at any time to monitor the progress or the result of the operation.

The Command Interface is reset to read mode when power is first applied, when exiting from Reset or whenever V_{DD} is lower than V_{LKO} . Command sequences must be followed exactly. Any invalid combination of commands will be ignored.

Refer to Table 4., Command Codes, Table 5., Standard Commands, Table 6., Factory Program Command, and APPENDIX D., COMMAND INTERFACE STATE TABLES, for a summary of the Command Interface.

| Hex Code | Command |
|----------|--|
| 01h | Block Lock Confirm |
| 03h | Set Configuration Register Confirm |
| 10h | Alternative Program Setup |
| 20h | Block Erase Setup |
| 2Fh | Block Lock-Down Confirm |
| 40h | Program Setup |
| 50h | Clear Status Register |
| 60h | Block Lock Setup, Block Unlock Setup, Block Lock Down Setup and Set Configuration Register Setup |
| 70h | Read Status Register |
| 80h | Buffer Enhanced Factory Program |
| 90h | Read Electronic Signature |
| 98h | Read CFI Query |
| B0h | Program/Erase Suspend |
| C0h | Protection Register Program |
| D0h | Program/Erase Resume, Block Erase Confirm, Block Unlock Confirm or Buffer Program Confirm |
| E8h | Buffer Program |
| FFh | Read Array |

Read Array Command

The Read Array command returns the addressed bank to Read Array mode.

One Bus Write cycle is required to issue the Read Array command. Once a bank is in Read Array mode, subsequent read operations will output the data from the memory array.

A Read Array command can be issued to any banks while programming or erasing in another bank.

If the Read Array command is issued to a bank currently executing a program or erase operation, the bank will return to Read Array mode but the program or erase operation will continue, however the data output from the bank is not guaranteed until the program or erase operation has finished. The read modes of other banks are not affected.

Read Status Register Command

The device contains a Status Register that is used to monitor program or erase operations.

The Read Status Register command is used to read the contents of the Status Register for the addressed bank.

One Bus Write cycle is required to issue the Read Status Register command. Once a bank is in Read Status Register mode, subsequent read operations will output the contents of the Status Register.

The Status Register data is latched on the falling edge of the Chip Enable or Output Enable signals. Either Chip Enable or Output Enable must be toggled to update the Status Register data

The Read Status Register command can be issued at any time, even during program or erase operations. The Read Status Register command will only change the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read the Status Register. A Read Array command is required to return the bank to Read Array mode.

See Table 9. for the description of the Status Register Bits.



Read Electronic Signature Command

The Read Electronic Signature command is used to read the Manufacturer and Device Codes, the Lock Status of the addressed bank, the Protection Register, and the Configuration Register.

One Bus Write cycle is required to issue the Read Electronic Signature command. Once a bank is in Read Electronic Signature mode, subsequent read operations in the same bank will output the Manufacturer Code, the Device Code, the Lock Status of the addressed bank, the Protection Register, or the Configuration Register (see Table 7.).

The Read Electronic Signature command can be issued at any time, even during program or erase operations, except during Protection Register Program operations. Dual operations between the Parameter bank and the Electronic Signature locations are not allowed (see Table 15., Dual Operation Limitations for details).

If a Read Electronic Signature command is issued to a bank that is executing a program or erase operation the bank will go into Read Electronic Signature mode. Subsequent Bus Read cycles will output the Electronic Signature data and the Program/Erase controller will continue to program or erase in the background.

The Read Electronic Signature command will only change the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read the Electronic Signature. A Read Array command is required to return the bank to Read Array mode.

Read CFI Query Command

The Read CFI Query command is used to read data from the Common Flash Interface (CFI).

One Bus Write cycle is required to issue the Read CFI Query command. Once a bank is in Read CFI Query mode, subsequent Bus Read operations in the same bank will output the contents of the Common Flash Interface.

The Read CFI Query command can be issued at any time, even during program or erase operations.

If a Read CFI Query command is issued to a bank that is executing a program or erase operation the bank will go into Read CFI Query mode. Subsequent Bus Read cycles will output the CFI data and the Program/Erase controller will continue to program or erase in the background.

The Read CFI Query command will only change the read mode of the addressed bank. The read modes of other banks are not affected. Only Asynchronous Read and Single Synchronous Read operations should be used to read from the CFI. A Read Array command is required to return the bank to Read Array mode.

Dual operations between the Parameter Bank and the CFI memory space are not allowed (see Table 15., Dual Operation Limitations for details).

See APPENDIX B., COMMON FLASH INTER-FACE, Tables 36, 37, 38, 39, 40, 42, 43, 44 and 45 for details on the information contained in the Common Flash Interface memory area.

Clear Status Register Command

The Clear Status Register command can be used to reset (set to '0') all error bits (SR1, 3, 4 and 5) in the Status Register.

One Bus Write cycle is required to issue the Clear Status Register command. The Clear Status Register command does not affect the read mode of the bank.

The error bits in the Status Register do not automatically return to '0' when a new command is issued. The error bits in the Status Register should be cleared before attempting a new program or erase command.

Block Erase Command

The Block Erase command is used to erase a block. It sets all the bits within the selected block to '1'. All previous data in the block is lost.

If the block is protected then the erase operation will abort, the data in the block will not be changed and the Status Register will output the error.

Two Bus Write cycles are required to issue the command.

- The first bus cycle sets up the Block Erase command.
- The second latches the block address and starts the Program/Erase Controller.

If the second bus cycle is not the Block Erase Confirm code, Status Register bits SR4 and SR5 are set and the command is aborted.

Once the command is issued the bank enters Read Status Register mode and any read operation within the addressed bank will output the contents of the Status Register. A Read Array command is required to return the bank to Read Array mode.

During Block Erase operations the bank containing the block being erased will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/ Erase Suspend command, all other commands will be ignored.

The Block Erase operation aborts if Reset, \overline{RP} , goes to V_{IL}. As data integrity cannot be guaran-

<u>____</u>

teed when the Block Erase operation is aborted, the block must be erased again.

Refer to Dual Operations section for detailed information about simultaneous operations allowed in banks not being erased.

Typical Erase times are given in Table 17., Program/Erase Times and Endurance Cycles.

See APPENDIX C., Figure 23., Block Erase Flowchart and Pseudo Code, for a suggested flowchart for using the Block Erase command.

Program Command

The program command is used to program a single Word to the memory array.

If the block is protected, the program operation will abort, the data in the block will not be changed and the Status Register will output the error.

Two Bus Write cycles are required to issue the Program Command.

- The first bus cycle sets up the Program command.
- The second latches the address and data to be programmed and starts the Program/Erase Controller.

Once the programming has started, read operations in the bank being programmed output the Status Register content.

During a Program operation, the bank containing the Word being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/ Erase Suspend command, all other commands will be ignored. A Read Array command is required to return the bank to Read Array mode.

Refer to Dual Operations section for detailed information about simultaneous operations allowed in banks not being programmed.

Typical Program times are given in Table 17., Program/Erase Times and Endurance Cycles.

The Program operation aborts if Reset, \overline{RP} , goes to V_{IL}. As data integrity cannot be guaranteed when the Program operation is aborted, the Word must be reprogrammed.

See APPENDIX C., Figure 20., Program Flowchart and Pseudo Code, for the flowchart for using the Program command.

Buffer Program Command

The Buffer Program Command makes use of the device's 32-Word Write Buffer to speed up programming. Up to 32 Words can be loaded into the Write Buffer. The Buffer Program command dramatically reduces in-system programming time compared to the standard non-buffered Program command.

If the block is protected, the Buffer Program operation will abort, the data in the block will not be changed and the Status Register will output the error.

Four successive steps are required to issue the Buffer Program command.

 The first Bus Write cycle sets up the Buffer Program command. The setup code can be addressed to any location within the targeted block.

After the first Bus Write cycle, read operations in the bank will output the contents of the Status Register. Status Register bit SR7 should be read to check that the buffer is available (SR7 = 1). If the buffer is not available (SR7 = 0), re-issue the Buffer Program command to update the Status Register contents.

- The second Bus Write cycle sets up the number of Words to be programmed. Value n is written to the same block address, where n+1 is the number of Words to be programmed.
- 3. Use n+1 Bus Write cycles to load the address and data for each Word into the Write Buffer. Addresses must lie within the range from the start address to the start address + n. Optimum performance is obtained when the start address corresponds to a 32 Word boundary. If the start address is not aligned to a 32 word boundary, the total programming time is doubled
- 4. The final Bus Write cycle confirms the Buffer Program command and starts the program operation.

All the addresses used in the Buffer Program operation must lie within the same block.

Invalid address combinations or failing to follow the correct sequence of Bus Write cycles will set an error in the Status Register and abort the operation without affecting the data in the memory array.

If the Status Register bits SR4 and SR5 are set to '1', the Buffer Program Command is not accepted. Clear the Status Register before re-issuing the command.

During Buffer Program operations the bank being programmed will only accept the Read Array, Read Status Register, Read Electronic Signature, Read CFI Query and the Program/Erase Suspend command, all other commands will be ignored.

Refer to Dual Operations section for detailed information about simultaneous operations allowed in banks not being programmed.

See APPENDIX C., Figure 21., Buffer Program Flowchart and Pseudo Code, for a suggested flow-chart on using the Buffer Program command.

Buffer Enhanced Factory Program Command

The Buffer Enhanced Factory Program command has been specially developed to speed up programming in manufacturing environments where the programming time is critical.

It is used to program one or more Write Buffer(s) of 32 Words to a block. Once the device enters Buffer Enhanced Factory Program mode, the Write Buffer can be reloaded any number of times as long as the address remains within the same block. Only one block can be programmed at a time.

The use of the Buffer Enhanced Factory Program command requires certain operating conditions:

- V_{PP} must be set to V_{PPH}
- V_{DD} must be within operating range
- Ambient temperature T_A must be 30°C ± 10°C
- The targeted block must be unlocked
- The start address must be aligned with the start of a 32 Word buffer boundary
- The address must remain the Start Address throughout programming.

Dual operations are not supported during the Buffer Enhanced Factory Program operation and the command cannot be suspended.

If the block is protected, the Buffer Enhanced Factory Program operation will abort, the data in the block will not be changed and the Status Register will output the error.

The Buffer Enhanced Factory Program Command consists of three phases: the Setup Phase, the Program and Verify Phase, and the Exit Phase, Please refer to Table 6., Factory Program Command for detail information.

Setup Phase. The Buffer Enhanced Factory Program command requires two Bus Write cycles to initiate the command.

- The first Bus Write cycle sets up the Buffer Enhanced Factory Program command.
- The second Bus Write cycle confirms the command.

After the confirm command is issued, read operations output the contents of the Status Register. The read Status Register command must not be issued as it will be interpreted as data to program. The Status Register P/E.C. Bit SR7 should be read to check that the P/E.C. is ready to proceed to the next phase. If an error is detected, SR4 goes high (set to '1') and the Buffer Enhanced Factory Program operation is terminated. See Status Register section for details on the error.

Program and Verify Phase. The Program and Verify Phase requires 32 cycles to program the 32 Words to the Write Buffer. The data is stored sequentially, starting at the first address of the Write Buffer, until the Write Buffer is full (32 Words). To program less than 32 Words, the remaining Words should be programmed with FFFFh.

Three successive steps are required to issue and execute the Program and Verify Phase of the command.

- Use one Bus Write operation to latch the Start Address and the first Word to be programmed. The Status Register Bank Write Status bit SR0 should be read to check that the P/E.C. is ready for the next Word.
- Each subsequent Word to be programmed is latched with a new Bus Write operation. The address must remain the Start Address as the P/E.C. increments the address location. If any address that is not in the same block as the Start Address is given, the Program and Verify Phase terminates. Status Register bit SR0 should be read between each Bus Write cycle to check that the P/E.C. is ready for the next Word.
- 3. Once the Write Buffer is full, the data is programmed sequentially to the memory array. After the program operation the device automatically verifies the data and reprograms if necessary.

The Program and Verify phase can be repeated, without re-issuing the command, to program additional 32 Word locations as long as the address remains in the same block.

4. Finally, after all Words, or the entire block have been programmed, write one Bus Write operation to any address outside the block containing the Start Address, to terminate Program and Verify Phase.

Status Register bit SR0 must be checked to determine whether the program operation is finished. The Status Register may be checked for errors at any time but it must be checked after the entire block has been programmed.

Exit Phase. Status Register P/E.C. bit SR7 set to '1' indicates that the device has exited the Buffer Enhanced Factory Program operation and returned to Read Status Register mode. A full Status Register check should be done to ensure that the block has been successfully programmed. See the section on the Status Register for more details.

For optimum performance the Buffer Enhanced Factory Program command should be limited to a maximum of 100 program/erase cycles per block. If this limit is exceeded the internal algorithm will continue to work properly but some degradation in performance is possible. Typical program times are given in Table 17.

See APPENDIX C., Figure 27., Buffer Enhanced Factory Program Flowchart and Pseudo Code, for a suggested flowchart on using the Buffer Enhanced Factory Program command.

Program/Erase Suspend Command

The Program/Erase Suspend command is used to pause a Program or Block Erase operation. The command can be addressed to any bank.

The Program/Erase Resume command is required to restart the suspended operation.

One bus write cycle is required to issue the Program/Erase Suspend command. Once the Program/Erase Controller has paused bits SR7, SR6 and/ or SR2 of the Status Register will be set to '1'.

The following commands are accepted during Program/Erase Suspend:

- Program/Erase Resume
- Read Array (data from erase-suspended block or program-suspended Word is not valid)
- Read Status Register
- Read Electronic Signature
- Read CFI Query.

Additionally, if the suspended operation was a Block Erase then the following commands are also accepted:

- Clear Status Register
- Program (except in erase-suspended block)
- Buffer Program (except in erase suspended blocks)
- Block Lock
- Block Lock-Down
- Block Unlock.

During an erase suspend the block being erased can be protected by issuing the Block Lock or Block Lock-Down commands. When the Program/ Erase Resume command is issued the operation will complete.

It is possible to accumulate multiple suspend operations. For example: suspend an erase operation, start a program operation, suspend the program operation, then read the array. If a Program command is issued during a Block Erase Suspend, the erase operation cannot be resumed until the program operation has completed.

The Program/Erase Suspend command does not change the read mode of the banks. If the suspended bank was in Read Status Register, Read Electronic signature or Read CFI Query mode the bank remains in that mode and outputs the corresponding data.

Refer to Dual Operations section for detailed information about simultaneous operations allowed during Program/Erase Suspend.

During a Program/Erase Suspend, the device can be placed in standby mode by taking Chip Enable to V_{IH} . Program/erase is aborted if Reset, RP, goes to V_{IL} .

See APPENDIX C., Figure 22., Program Suspend & Resume Flowchart and Pseudo Code, and Figure 24., Erase Suspend & Resume Flowchart and Pseudo Code, for flowcharts for using the Program/Erase Suspend command.

Program/Erase Resume Command

The Program/Erase Resume command is used to restart the program or erase operation suspended by the Program/Erase Suspend command. One Bus Write cycle is required to issue the command. The command can be issued to any address.

The Program/Erase Resume command does not change the read mode of the banks. If the suspended bank was in Read Status Register, Read Electronic signature or Read CFI Query mode the bank remains in that mode and outputs the corresponding data.

If a Program command is issued during a Block Erase Suspend, then the erase cannot be resumed until the program operation has completed.

See APPENDIX C., Figure 22., Program Suspend & Resume Flowchart and Pseudo Code, and Figure 24., Erase Suspend & Resume Flowchart and Pseudo Code, for flowcharts for using the Program/Erase Resume command.

Protection Register Program Command

The Protection Register Program command is used to program the user One-Time-Programmable (OTP) segments of the Protection Register and the two Protection Register Locks.

The device features 16 OTP segments of 128 bits and one OTP segment of 64 bits, as shown in Figure 5., Protection Register Memory Map.

The segments are programmed one Word at a time. When shipped all bits in the segment are set to '1'. The user can only program the bits to '0'.



Two Bus Write cycles are required to issue the Protection Register Program command.

- The first bus cycle sets up the Protection Register Program command.
- The second latches the address and data to be programmed to the Protection Register and starts the Program/Erase Controller.

Read operations to the bank being programmed output the Status Register content after the program operation has started.

Attempting to program a previously protected Protection Register will result in a Status Register error.

The Protection Register Program cannot be suspended. Dual operations between the Parameter Bank and the Protection Register memory space are not allowed (see Table 15., Dual Operation Limitations for details).

The two Protection Register Locks are used to protect the OTP segments from further modification. The protection of the OTP segments is not reversible. Refer to Figure 5., Protection Register Memory Map, and Figure 5., Protection Register Memory Map, for details on the Lock bits.

See APPENDIX C., Figure 26., Protection Register Program Flowchart and Pseudo Code, for a flowchart for using the Protection Register Program command.

Set Configuration Register Command

The Set Configuration Register command is used to write a new value to the Configuration Register. Two Bus Write cycles are required to issue the Set Configuration Register command.

- The first cycle sets up the Set Configuration Register command and the address corresponding to the Configuration Register content.
- The second cycle writes the Configuration Register data and the confirm command.

The Configuration Register data must be written as an address during the bus write cycles, that is A0 = CR0, A1 = CR1, ..., A15 = CR15. Addresses A16- A23 are ignored.

Read operations output the array content after the Set Configuration Register command is issued.

The Read Electronic Signature command is required to read the updated contents of the Configuration Register.

Block Lock Command

The Block Lock command is used to lock a block and prevent program or erase operations from

changing the data in it. All blocks are locked after power-up or reset.

Two Bus Write cycles are required to issue the Block Lock command.

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address and locks the block.

The lock status can be monitored for each block using the Read Electronic Signature command. Table 16. shows the Lock Status after issuing a Block Lock command.

Once set, the Block Lock bits remain set even after a hardware reset or power-down/power-up. They are cleared by a Block Unlock command.

Refer to the section, Block Locking, for a detailed explanation. See APPENDIX C., Figure 25., Locking Operations Flowchart and Pseudo Code, for a flowchart for using the Lock command.

Block Unlock Command

The Block Unlock command is used to unlock a block, allowing the block to be programmed or erased.

Two Bus Write cycles are required to issue the Block Unlock command.

- The first bus cycle sets up the Block Unlock command.
- The second Bus Write cycle latches the block address and unlocks the block.

The lock status can be monitored for each block using the Read Electronic Signature command. Table 16. shows the protection status after issuing a Block Unlock command.

Refer to the section, Block Locking, for a detailed explanation and APPENDIX C., Figure 25., Locking Operations Flowchart and Pseudo Code, for a flowchart for using the Block Unlock command.

Block Lock-Down Command

The Block Lock-Down command is used to lockdown a locked or unlocked block.

A locked-down block cannot be programmed or erased. The lock status of <u>a</u> locked-down block cannot be changed when WP is low, V_{IL} . When WP is high, V_{IH} , the lock-down function is disabled and the locked blocks can be individually unlocked by the Block Unlock command.

Two Bus Write cycles are required to issue the Block Lock-Down command.

 The first bus cycle sets up the Block Lock-Down command.

The second Bus Write cycle latches the block address and locks-down the block.

The lock status can be monitored for each block using the Read Electronic Signature command. Locked-Down blocks revert to the locked (and not locked-down) state when the device is reset on power-down. Table 16. shows the Lock Status after issuing a Block Lock-Down command.

Refer to the section, BLOCK LOCKING, for a detailed explanation and APPENDIX C., Figure 25., Locking Operations Flowchart and Pseudo Code, for a flowchart for using the Lock-Down command.

| | s | Bus Operations | | | | | | |
|-----------------------------|--------|----------------|-----------------------------|-------------------|-----------|--------------------|-----------------|--|
| Commands | Cycles | | 1st Cycle | | 2nd Cycle | | | |
| | Ó | Op. | Add | Data | Op. | Add | Data | |
| Read Array | 1+ | Write | BKA | FFh | Read | WA | RD | |
| Read Status Register | 1+ | Write | BKA | 70h | Read | BKA ⁽²⁾ | SRD | |
| Read Electronic Signature | 1+ | Write | BKA | 90h | Read | BKA ⁽²⁾ | ESD | |
| Read CFI Query | 1+ | Write | ВКА | 98h | Read | BKA ⁽²⁾ | QD | |
| Clear Status Register | 1 | Write | BKA | 50h | | | | |
| Block Erase | 2 | Write | BKA or BA ⁽³⁾ | 20h | Write | BA | D0h | |
| Program | 2 | Write | BKA or WA ⁽³⁾ | 40h or 10h | Write | WA | PD | |
| | | Write | BA | E8h | Write | BA | n | |
| Buffer Program | n+4 | Write | PA ₁ | PD ₁ | Write | PA ₂ | PD ₂ | |
| | | Write | PA _{n+1} | PD _{n+1} | Write | Х | D0h | |
| Program/Erase Suspend | 1 | Write | Х | B0h | | | | |
| Program/Erase Resume | 1 | Write | Х | D0h | | | | |
| Protection Register Program | 2 | Write | PRA | C0h | Write | PRA | PRD | |
| Set Configuration Register | 2 | Write | CRD | 60h | Write | CRD | 03h | |
| Block Lock | 2 | Write | BKA or BA ⁽³⁾ | 60h | Write | ВА | 01h | |
| Block Unlock | 2 | Write | BKA or BA ⁽³⁾ | 60h | Write | BA | D0h | |
| Block Lock-Down | 2 | Write | BKA or BA ⁽³⁾ | 60h | Write | ВА | 2Fh | |

Table 5. Standard Commands

Note: 1. X = Don't Care, WA = Word Address in targeted bank, RD = Read Data, SRD = Status Register Data, ESD = Electronic Signature Data, QD = Query Data, BA = Block Address, BKA = Bank Address, PD = Program Data, PRA = Protection Register Address, PRD = Protection Register Data, CRD = Configuration Register Data.

2. Must be same bank as in the first cycle. The signature addresses are listed in Table 7.

3. Any address within the bank can be used.

4. n+1 is the number of Words to be programmed.



Table 6. Factory Program Command

| | | s | | | | В | us Writ | te Opera | ati | ons | | | |
|--|------------------------------------|--------|-----------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----|-----------------|------------------|-----------------|------------------|
| Command | Phase | Cycles | 1st | | 2nd | | 3rd | | | Final -1 | | Final | |
| | | Ú. | Add | Data | Add | Data | Add | Data | Ī | Add | Data | Add | Data |
| Buffer Enhanced Factory Program | Setup | 2 | BKA or WA ⁽⁴⁾ | 80h | WA ₁ | D0h | | | | | | | |
| | Program/ Verify ⁽³⁾⁾ | ≥32 | WA ₁ | PD ₁ | WA ₁ | PD ₂ | WA ₁ | PD ₃ | | WA ₁ | PD ₃₁ | WA ₁ | PD ₃₂ |
| | Exit | 1 | NOT BA1 ⁽²⁾ | Х | | | | | | | | | |

Note: 1. WA = Word Address in targeted bank, BKA= Bank Address, PD = Program Data, BA = Block Address, X = Don't Care.
2. WA₁ is the Start Address, NOT BA₁ = Not Block Address of WA₁.
3. The Program/Verify phase can be executed any number of times as long as the data is to be programmed to the same block.


4. Any address within the bank can be used.

Table 7. Electronic Signature Codes

| | Code | Address (h) | Data (h) | |
|----------------------------|-----------------------------|--|-------------------------|--|
| Manufacturer Code | | Bank Address + 00 | 0020 | |
| Device Code | Тор | Bank Address + 01 | 880D | |
| Device Code | Bottom | Bank Address + 01 | 880E | |
| | Locked | | 0001 | |
| Block Protection | Unlocked | Dia shi Ashdrasas i 00 | 0000 | |
| Block Protection | Locked and Locked-Down | BIOCK Address + 02 | 0003 | |
| | Unlocked and Locked-Down | Bank Address + 00 Bank Address + 01 Bank Address + 01 Block Address + 02 Bank Address + 02 Bank Address + 05 Bank Address + 80 | 0002 | |
| Configuration Register | | Bank Address + 05 | CR | |
| Protection Register PR0 | ST Factory Default | Donk Address + 90 | 0002 | |
| Lock | OTP Area Permanently Locked | Bank Address + 80 | 0000 | |
| Distantian Desister DD0 | | Bank Address + 01 Bank Address + 01 Bank Address + 01 Block Address + 02 Bank Address + 02 Bank Address + 80 Bank Address + 81 Bank Address + 84 Bank Address + 85 Bank Address + 88 Bank Address + 89 Bank Address + 84 | Unique Device Number | |
| Protection Register PR0 | | | OTP Area | |
| Protection Register PR1 th | rough PR16 Lock | Bank Address + 89 | PRLD | |
| Protection Registers PR1-F | PR16 | | OTP Area | |

Note: CR = Configuration Register, PRLD = Protection Register Lock Data.

Figure 5. Protection Register Memory Map



| | Lock | | Description | | | | |
|--------|---------|--------------|--|--|--|--|--|
| Number | Address | Bits | Description | | | | |
| | | Bit 0 | preprogrammed to protect Unique Device Number, address 81h to 84h in PR0 | | | | |
| Lock 1 | 80h | Bit 1 | protects 64bits of OTP segment, address 85h to 88h in PR0 | | | | |
| | | Bits 2 to 15 | reserved | | | | |
| | | Bit 0 | protects 128bits of OTP segment PR1 | | | | |
| | | Bit 1 | protects 128bits of OTP segment PR2 | | | | |
| | | Bit 2 | protects 128bits of OTP segment PR3 | | | | |
| Lock 2 | 89h | | | | | | |
| | | Bit 13 | protects 128bits of OTP segment PR14 | | | | |
| | | Bit 14 | protects 128bits of OTP segment PR15 | | | | |
| | | Bit 15 | protects 128bits of OTP segment PR16 | | | | |

Table 8. Protection Register Locks



STATUS REGISTER

The Status Register provides information on the current or previous program or erase operations. Issue a Read Status Register command to read the contents of the Status Register, refer to Read Status Register Command section for more details. To output the contents, the Status Register is latched and updated on the falling edge of the Chip Enable or Output Enable signals and can be read until Chip Enable or Output Enable returns to V_{IH}. The Status Register can only be read using single Asynchronous or Single Synchronous reads. Bus Read operations from any address within the bank, always read the Status Register during program and erase operations.

The various bits convey information about the status and any errors of the operation. Bits SR7, SR6, SR2 and SR0 give information on the status of the device and are set and reset by the device. Bits SR5, SR4, SR3 and SR1 give information on errors, they are set by the device but must be reset by issuing a Clear Status Register command or a hardware reset. If an error bit is set to '1' the Status Register should be reset before issuing another command.

The bits in the Status Register are summarized in Table 9., Status Register Bits. Refer to Table 9. in conjunction with the following text descriptions.

Program/Erase Controller Status Bit (SR7). The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is active or inactive in any bank.

When the Program/Erase Controller Status bit is Low (set to '0'), the Program/Erase Controller is active; when the bit is High (set to '1'), the Program/Erase Controller is inactive, and the device is ready to process a new command.

The Program/Erase Controller Status bit is Low immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller pauses. After the Program/Erase Controller pauses the bit is High.

Erase Suspend Status Bit (SR6). The Erase Suspend Status bit indicates that an erase operation has been suspended in the addressed block. When the Erase Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

The Erase Suspend Status bit should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). SR6 is set within the Erase Suspend Latency time of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns Low.

Erase Status Bit (SR5). The Erase Status bit is used to identify if there was an error during a block or bank erase operation. When the Erase Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the block or bank and still failed to verify that it has erased correctly.

The Erase Status bit should be read once the Program/Erase Controller Status bit is High (Program/ Erase Controller inactive).

Once set High, the Erase Status bit must be set Low by a Clear Status Register command or a hardware reset before a new erase command is issued, otherwise the new command will appear to fail.

Program Status Bit (SR4). The Program Status bit is used to identify if there was an error during a program operation.

The Program Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

When the Program Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the Word and still failed to verify that it has programmed correctly.

Attempting to program a '1' to an already programmed bit while $V_{PP} = V_{PPH}$ will also set the Program Status bit High. If V_{PP} is different from V_{PPH} , SR4 remains Low (set to '0') and the attempt is not shown.

Once set High, the Program Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program command is issued, otherwise the new command will appear to fail.

V_{PP} Status Bit (SR3). The V_{PP} Status bit is used to identify an invalid voltage on the V_{PP} pin during program and erase operations. The V_{PP} pin is only sampled at the beginning of a program or erase operation. Program and erase operations are not guaranteed if V_{PP} becomes invalid during an operation.

When the V_{PP} Status bit is Low (set to '0'), the voltage on the V_{PP} pin was sampled at a valid voltage. when the V_{PP} Status bit is High (set to '1'), the V_{PP} pin has a voltage that is below the V_{PP} Lockout Voltage, V_{PPLK}, the memory is protected and program and erase operations cannot be performed.



Once set High, the V_{PP} Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued, otherwise the new command will appear to fail.

Program Suspend Status Bit (SR2). The Program Suspend Status bit indicates that a program operation has been suspended in the addressed block. The Program Suspend Status bit should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

When the Program Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

SR2 is set within the Program Suspend Latency time of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Program Suspend Status bit returns Low.

Block Protection Status Bit (SR1). The Block Protection Status bit is used to identify if a Program or Block Erase operation has tried to modify the contents of a locked block.

When the Block Protection Status bit is High (set to '1'), a program or erase operation has been attempted on a locked block.

Á7/

Once set High, the Block Protection Status bit must be set Low by a Clear Status Register command or a hardware reset before a new program or erase command is issued, otherwise the new command will appear to fail.

Bank Write/Multiple Word Program Status Bit (SR0). The Bank Write Status bit indicates whether the addressed bank is programming or erasing. In Buffer Enhanced Factory Program mode the Multiple Word Program bit shows if the device is ready to accept a new Word to be programmed to the memory array.

The Bank Write Status bit should only be considered valid when the Program/Erase Controller Status SR7 is Low (set to '0').

When both the Program/Erase Controller Status bit and the Bank Write Status bit are Low (set to '0'), the addressed bank is executing a program or erase operation. When the Program/Erase Controller Status bit is Low (set to '0') and the Bank Write Status bit is High (set to '1'), a program or erase operation is being executed in a bank other than the one being addressed.

In Buffer Enhanced Factory Program mode if Multiple Word Program Status bit is Low (set to '0'), the device is ready for the next Word, if the Multiple Word Program Status bit is High (set to '1') the device is not ready for the next Word.

For further details on how to use the Status Register, see the Flowcharts and Pseudo codes provided in APPENDIX C.

25/83

Table 9. Status Register Bits

| Bit | Name | Туре | Logic Level | Definition | | | | |
|-----|---|------------------|-------------|--------------------------------|--|--|--|--|
| SR7 | P/E.C. Status | C. Status Status | | Ready | | | | |
| 367 | P/E.C. Status | Status | '0' | Busy | | | | |
| SR6 | Erosa Suppord Status | Status | '1' | Erase Sus | spended | | | |
| 360 | Erase Suspend Status | Status | '0' | Erase In progress or Completed | | | | |
| SR5 | Erase Status | Error | '1' | Erase Erro | n | | | |
| 353 | | EIIOI | '0' | Erase Suc | ccess | | | |
| SR4 | Program Status | Error | '1' | Program E | Error | | | |
| 314 | Flogram Status | EIIOI | '0' | Program S | Success | | | |
| 000 | VPP Status | Error | '1' | V _{PP} Invalid, Abort | | | | |
| SR3 | vpp Status | EIIOI | '0' | V _{PP} OK | | | | |
| 000 | Dreamon Guenend Status | Ctatura | '1' | Program Suspended | | | | |
| SR2 | Program Suspend Status | Status | '0' | Program I | n Progress or Completed | | | |
| SR1 | Block Protection Status | Error | '1' | Program/E | Erase on protected Block, Abort | | | |
| SKI | BIOCK PIOLECTION STATUS | EIIOI | '0' | No operati | ion to protected blocks | | | |
| | | | | SR7 = '1' | Not Allowed | | | |
| | Bank Write Status | Status | '1' | SR7 = '0' | Program or erase operation in a bank other than the addressed bank | | | |
| | | | '0' | SR7 = '1' | No Program or erase operation in the device | | | |
| SR0 | | | 0 | SR7 = '0' | Program or erase operation in addressed bank | | | |
| | | | '1' | SR7 = '1' | Not Allowed | | | |
| | Multiple Word Program Status (Enhanced | Status | I | SR7 = '0' | the device is NOT ready for the next Word | | | |
| | Factory Program mode) | Sialus | '0' | SR7 = '1' | the device is exiting from BEFP | | | |
| | | | 0 | SR7 = '0' | the device is ready for the next Word | | | |

A7/

Note: Logic level '1' is High, '0' is Low.

CONFIGURATION REGISTER

The Configuration Register is used to configure the type of bus access that the memory will perform. Refer to Read Modes section for details on read operations.

The Configuration Register is set through the Command Interface using the Set Configuration Register command. After a reset or power-up the device is configured for asynchronous read (CR15 = 1). The Configuration Register bits are described in Table 11. They specify the selection of the burst length, burst type, burst X latency and the read operation. Refer to Figures 6 and 7 for examples of synchronous burst configurations.

Read Select Bit (CR15)

The Read Select bit, CR15, is used to switch between Asynchronous and Synchronous Read operations.

When the Read Select bit is set to '1', read operations are asynchronous; when the Read Select bit is set to '0', read operations are synchronous.

Synchronous Burst Read is supported in both parameter and main blocks and can be performed across banks.

On reset or power-up the Read Select bit is set to '1' for asynchronous access.

X-Latency Bits (CR13-CR11)

The X-Latency bits are used during Synchronous Read operations to set the number of clock cycles between the address being latched and the first data becoming available (refer to Figure 6., X-Latency and Data Output Configuration Example.).

For correct operation the X-Latency bits can only assume the values in Table 11., Configuration Register.

Table 10. shows how to set the X-Latency parameter, taking into account the frequency used to read the Flash memory in Synchronous mode.

| Table 10. X-Latency Settings | | | | | | | |
|------------------------------|----------|---|--|--|--|--|--|
| 4 | 4 | V | | | | | |

| f _{max} | t _{Kmin} | X-Latency (Min) |
|------------------|-------------------|-----------------|
| 30MHz | 33ns | 3 |
| 40MHz | 25ns | 4 |
| 54MHz | 19ns | 5 |

Wait Polarity Bit (CR10)

The Wait Polarity bit is used to set the polarity of the Wait signal used in Synchronous Burst Read mode. During Synchronous Burst Read mode the Wait signal indicates whether the data output are valid or a WAIT state must be inserted.

When the Wait Polarity bit is set to '0' the Wait signal is active Low. When the Wait Polarity bit is set to '1' the Wait signal is active High.

Data Output Configuration Bit (CR9)

The Data Output Configuration bit is used to configure the output to remain valid for either one or two clock cycles during synchronous mode.

When the Data Output Configuration Bit is '0' the output data is valid for one clock cycle, when the Data Output Configuration Bit is '1' the output data is valid for two clock cycles.

The Data Output Configuration must be configured using the following condition:

 $= t_{K} > t_{KQV} + t_{QVK_CPU}$

where

- t_K is the clock period
- t_{QVK_CPU} is the data setup time required by the system CPU
- t_{KQV} is the clock to data valid time.

If this condition is not satisfied, the Data Output Configuration bit should be set to '1' (two clock cycles). Refer to Figure 6., X-Latency and Data Output Configuration Example.

Wait Configuration Bit (CR8)

The Wait Configuration bit is used to control the timing of the Wait output pin, WAIT, in Synchronous Burst Read mode.

When WAIT is asserted, Data is Not Valid and when WAIT is de-asserted, Data is Valid.

When the Wait Configuration bit is Low (set to '0') the Wait output pin is asserted during the WAIT state. When the Wait Configuration bit is High (set to '1'), the Wait output pin is asserted one data cycle before the WAIT state.

Burst Type Bit (CR7)

The Burst Type bit determines the sequence of addresses read during Synchronous Burst Reads.

The Burst Type bit is High (set to '1'), as the memory outputs from sequential addresses only.

See Table 12., Burst Type Definition, for the sequence of addresses output from a given starting address in sequential mode.

Valid Clock Edge Bit (CR6)

The Valid Clock Edge bit, CR6, is used to configure the active edge of the Clock, K, during syn-

chronous read operations. When the Valid Clock Edge bit is Low (set to '0') the falling edge of the Clock is the active edge. When the Valid Clock Edge bit is High (set to '1') the rising edge of the Clock is the active edge.

Wrap Burst Bit (CR3)

The Wrap Burst bit, CR3, is used to select between wrap and no wrap. Synchronous burst reads can be confined inside the 4, 8 or 16 Word boundary (wrap) or overcome the boundary (no wrap).

When the Wrap Burst bit is Low (set to '0') the burst read wraps. When it is High (set to '1') the burst read does not wrap.

Burst length Bits (CR2-CR0)

The Burst Length bits are used to set the number of Words to be output during a Synchronous Burst Read operation as result of a single address latch cycle. They can be set for 4 Words, 8 Words, 16 Words or continuous burst, where all the Words are read sequentially. In continuous burst mode the burst sequence can cross bank boundaries.

In continuous burst mode, in 4, 8 or 16 Words nowrap, depending on the starting address, the device asserts the WAIT signal to indicate that a delay is necessary before the data is output.

If the starting address is aligned to an 8 Word boundary no WAIT states are needed and the WAIT output is not asserted.

If the starting address is not aligned to the 8 Word boundary, WAIT will be asserted when the burst sequence crosses the first 16 Word boundary to indicate that the device needs an internal delay to read the successive Words in the array.

WAIT will be asserted only once during a continuous burst access. See also Table 12., Burst Type Definition.

CR14, CR5 and CR4 are reserved for future use.



| Bit | Description | Value | Description | | | | |
|-----------|--------------------|-----------|--|--|--|--|--|
| 0045 | Dood Colort | 0 | Synchronous Read | | | | |
| CR15 | Read Select | 1 | Asynchronous Read (Default at power-on) | | | | |
| CR14 | Reserved | | | | | | |
| | | 010 | 2 clock latency ⁽¹⁾ | | | | |
| | | 011 | 3 clock latency | | | | |
| | | 100 | 4 clock latency | | | | |
| CR13-CR11 | X-Latency | 101 | 5 clock latency | | | | |
| | | 110 | 6 clock latency | | | | |
| | | 111 | 7 clock latency (default) | | | | |
| | | Other cor | Other configurations reserved | | | | |
| 0040 | | 0 | WAIT is active Low | | | | |
| CR10 | Wait Polarity | 1 | WAIT is active high (default) | | | | |
| 0.00 | Data Output | 0 | Data held for one clock cycle | | | | |
| CR9 | Configuration | 1 | Data held for two clock cycles (default) ¹ | | | | |
| 0.5.0 | | 0 | WAIT is active during WAIT state | | | | |
| CR8 | Wait Configuration | 1 | WAIT is active one data cycle before WAIT state (default) ¹ | | | | |
| 0.07 | | 0 | Reserved | | | | |
| CR7 | Burst Type | 1 | Sequential (default) | | | | |
| 0.00 | | 0 | Falling Clock edge | | | | |
| CR6 | Valid Clock Edge | 1 | Rising Clock edge (default) | | | | |
| CR5-CR4 | Reserved | • | | | | | |
| CR3 | Wrap Burst | 0 | Wrap | | | | |
| CK3 | wiap buist | 1 | No Wrap (default) | | | | |
| | | 001 | 4 Words | | | | |
| CR2-CR0 | Burst Length | 010 | 8 Words | | | | |
| | | 011 | 16 Words | | | | |
| | | 111 | Continuous (default) | | | | |

Table 11. Configuration Register

Note: 1. The combination X-Latency=2, Data held for two clock cycles and Wait active one data cycle before the WAIT state is not supported.

Table 12. Burst Type Definition

| de | Start | | Seque | ential | Continuous Burst | | |
|---------|-------|-------------|-----------------------------|---|--|--|--|
| Mode | Add. | 4 Words | 8 Words | 16 Words | | | |
| | 0 | 0-1-2-3 | 0-1-2-3-4-5-6-7 | 0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15 | 0-1-2-3-4-5-6 | | |
| | 1 | 1-2-3-0 | 1-2-3-4-5-6-7-0 | 1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-0 | 1-2-3-4-5-6-7 | | |
| | 2 | 2-3-0-1 | 2-3-4-5-6-7-0-1 | 2-3-4-5-6-7-8-9-10-11-12-13-14-15-0-1 | 2-3-4-5-6-7-8 | | |
| | 3 | 3-0-1-2 | 3-4-5-6-7-0-1-2 | 3-4-5-6-7-8-9-10-11-12-13-14-15-0-1-2 | 3-4-5-6-7-8-9 | | |
| | | | | | | | |
| Wrap | 7 | 7-4-5-6 | 7-0-1-2-3-4-5-6 | 7-8-9-10-11-12-13-14-15-0-1-2-3-4-5-6 | 7-8-9-10-11-12-13 | | |
| - | | | | | | | |
| | 12 | 12-13-14-15 | 12-13-14-15-8-9-10-11 | 12-13-14-15-0-1-2-3-4-5-6-7-8-9-10-11 | 12-13-14-15-16-17 | | |
| | 13 | 13-14-15-12 | 13-14-15-8-9-10-11-12 | 13-14-15-0-1-2-3-4-5-6-7-8-9-10-11-12 | 13-14-15-16-17-18 | | |
| | 14 | 14-15-12-13 | 14-15-8-9-10-11-12-13 | 14-15-0-1-2-3-4-5-6-7-8-9-10-11-12-13 | 14-15-16-17-18-19 | | |
| | 15 | 15-12-13-14 | 15-8-9-10-11-12-13-14 | 15-0-1-2-3-4-5-6-7-8-9-10-11-12-13-14 | 15-16-17-18-19-20 | | |
| | 0 | 0-1-2-3 | 0-1-2-3-4-5-6-7 | 0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15 | | | |
| | 1 | 1-2-3-4 | 1-2-3-4-5-6-7-8 | 1-2-3-4-5-6-7-89-10-11-12-13-14-15- 16 | | | |
| | 2 | 2-3-4-5 | 2-3-4-5-6-7-8-9 | 2-3-4-56-7-8-9-10-11-12-13-14-15- 16-17 | | | |
| | 3 | 3-4-5-6 | 3-4-5-6-7-8-9-10 | 3-4-5-6-7-8-9-10-11-12-13-14-15-16- 17-18 | | | |
| | | | | | | | |
| No-wrap | 7 | 7-8-9-10 | 7-8-9-10-11-12-13-14 | 7-8-9-10-11-12-13-14-15-16-17-18-19- 20-21-22 | Same as for Wrap (Wrap /No Wrap has no effect on | | |
| ž | | | | | Continuous Burst) | | |
| | 12 | 12-13-14-15 | 12-13-14-15-16-17-18- 19 | 12-13-14-15-16-17-18-19-20-21-22- 23-24-25-26-27 | | | |
| | 13 | 13-14-15-16 | 13-14-15-16-17-18-19- 20 | 13-14-15-16-17-18-19-20-21-22-23- 24-25-26-27-28 | | | |
| | 14 | 14-15-16-17 | 14-15-16-17-18-19-20- 21 | 14-15-16-17-18-19-20-21-22-23-24- 25-26-27-28-29 | | | |
| | 15 | 15-16-17-18 | 15-16-17-18-19-20-21- 22 | 15-16-17-18-19-20-21-22-23-24-25- 26-27-28-29-30 | | | |







Figure 6. X-Latency and Data Output Configuration Example

Note: 1. The settings shown are X-latency = 4, Data Output held for one clock cycle.





A7/

READ MODES

Read operations can be performed in two different ways depending on the settings in the Configuration Register. If the clock signal is 'don't care' for the data output, the read operation is asynchronous; if the data output is synchronized with clock, the read operation is synchronous.

The read mode and format of the data output are determined by the Configuration Register. (See Configuration Register section for details). All banks support both asynchronous and synchronous read operations.

Asynchronous Read Mode

In Asynchronous Read operations the clock signal is 'don't care'. The device outputs the data corresponding to the address latched, that is the memory array, Status Register, Common Flash Interface or Electronic Signature depending on the command issued. CR15 in the Configuration Register must be set to '1' for asynchronous operations.

Asynchronous Read operations can be performed in two different ways, Asynchronous Random Access Read and Asynchronous Page Read. Only Asynchronous Page Read takes full advantage of the internal page storage so different timings are applied.

In Asynchronous Read mode a Page of data is internally read and stored in a Page Buffer. The Page has a size of 8 Words and is addressed by address inputs A0, A1 and A2.

The first read operation within the Page has a longer access time (t_{AVQV} , Random access time), subsequent reads within the same Page have much shorter access times (t_{AVQV1} , Page access time). If the Page changes then the normal, longer timings apply again.

The device features an Automatic Standby mode. During Asynchronous Read operations, after a bus inactivity of 150ns, the device automatically switches to the Automatic Standby mode. In this condition the power consumption is reduced to the standby value and the outputs are still driven.

In Asynchronous Read mode, the WAIT signal is always de-asserted.

See Table 23., Asynchronous Read AC Characteristics, Figure 10., Asynchronous Random Access Read AC Waveforms, and Figure 11., Asynchronous Page Read AC Waveforms, for details.

Synchronous Burst Read Mode

In Synchronous Burst Read mode the data is output in bursts synchronized with the clock. It is possible to perform burst reads across bank boundaries.

Synchronous Burst Read mode can only be used to read the memory array. For other read operations, such as Read Status Register, Read CFI and Read Electronic Signature, Single Synchronous Read or Asynchronous Random Access Read must be used.

In Synchronous Burst Read mode the flow of the data output depends on parameters that are configured in the Configuration Register.

A burst sequence starts at the first clock edge (rising or falling depending on Valid Clock Edge bit CR6 in the Configuration Register) after the falling edge of Latch Enable or Chip Enable, whichever occurs last. Addresses are internally incremented and data is output on each data cycle after a delay which depends on the X latency bits CR13-CR11 of the Configuration Register.

The number of Words to be output during a Synchronous Burst Read operation can be configured as 4 Words, 8 Words, 16 Words or Continuous (Burst Length bits CR2-CR0). The data can be configured to remain valid for one or two clock cycles (Data Output Configuration bit CR9).

The order of the data output can be modified through the Wrap Burst bit in the Configuration Register. The burst sequence is sequential and can be confined inside the 4, 8 or 16 Word boundary (Wrap) or overcome the boundary (No Wrap).

The WAIT signal may be asserted to indicate to the system that an output delay will occur. This delay will depend on the starting address of the burst sequence and on the burst configuration.

WAIT is asserted during the X latency, the WAIT state and at the end of a 4, 8 and 16 Word burst. It is only de-asserted when output data are valid. In Continuous Burst Read mode a WAIT state will occur when crossing the first 16 Word boundary. If the starting address is aligned to the Burst Length (4, 8 or 16 Words) the wrapped configuration has no impact on the output sequence.

The WAIT signal can be configured to be active Low or active High by setting CR10 in the Configuration Register.

See Table 24., Synchronous Read AC Characteristics, and Figure 12., Synchronous Burst Read AC Waveforms, for details.

Synchronous Burst Read Suspend. A Synchronous Burst Read operation can be suspended, freeing the data bus for other higher priority devices. It can be suspended during the initial access latency time (before data is output) in which case the initial latency time can be reduced to zero, or after the device has output data. When the Synchronous Burst Read operation is suspended, internal array sensing continues and any previously latched internal data is retained. A burst sequence can be suspended and resumed as often as required as long as the operating conditions of the device are met.

A Synchronous Burst Read operation is suspended when Chip Enable, E, is Low and the current address has been latched (on a Latch Enable rising edge or on a valid clock edge). The Clock signal is then halted at V_{IH} or at V_{IL} , and Output Enable, G, goes High.

When Output Enable, \overline{G} , becomes Low again and the Clock signal restarts, the Synchronous Burst Read operation is resumed exactly where it stopped.

WAIT will revert to high-impedance when Output Enable, G, or Chip Enable, E, goes High.

See Table 24., Synchronous Read AC Characteristics, and Figure 14., Synchronous Burst Read Suspend AC Waveforms, for details.

Single Synchronous Read Mode

Single Synchronous Read operations are similar to Synchronous Burst Read operations except that the memory outputs the same data to the end of the operation.

Synchronous Single Reads are used to read the Electronic Signature, Status Register, CFI, Block Protection Status, Configuration Register Status or Protection Register. When the addressed bank is in Read CFI, Read Status Register or Read Electronic Signature mode, the WAIT signal is asserted during the X latency, the WAIT state and at the end of a 4, 8 and 16 Word burst. It is only deasserted when output data are valid.

See Table 24., Synchronous Read AC Characteristics, and Figure 12., Synchronous Burst Read AC Waveforms, for details.



DUAL OPERATIONS AND MULTIPLE BANK ARCHITECTURE

The Multiple Bank Architecture of the M30L0R8000x0 gives greater flexibility for software developers to split the code and data spaces within the memory array. The Dual Operations feature simplifies the software management of the device by allowing code to be executed from one bank while another bank is being programmed or erased.

The Dual Operations feature means that while programming or erasing in one bank, read operations are possible in another bank with zero latency (only one bank at a time is allowed to be in program or erase mode).

If a read operation is required in a bank, which is programming or erasing, the program or erase operation can be suspended.

Also if the suspended operation was erase then a program command can be issued to another

block, so the device can have one block in Erase Suspend mode, one programming and other banks in read mode.

Bus Read operations are allowed in another bank between setup and confirm cycles of program or erase operations.

By using a combination of these features, read operations are possible at any moment in the M30L0R8000x0 device.

Dual operations between the Parameter Bank and either of the CFI, the OTP or the Electronic Signature memory space are not allowed. Table 15. shows which dual operations are allowed or not between the CFI, the OTP, the Electronic Signature locations and the memory array.

Tables 13 and 14 show the dual operations possible in other banks and in the same bank.

| | Commands allowed in another bank | | | | | | | | | |
|-------------------|----------------------------------|----------------------------|----------------------|---------------------------------|----------------------------|----------------|------------------------------|-----------------------------|--|--|
| Status of bank | Read Array | Read Status Register | Read CFI Query | Read Electronic Signature | Program, Buffer Program | Block Erase | Program/ Erase Suspend | Program/ Erase Resume | | |
| Idle | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | | |
| Programming | Yes | Yes | Yes | Yes | - | - | Yes | - | | |
| Erasing | Yes | Yes | Yes | Yes | - | - | Yes | - | | |
| Program Suspended | Yes | Yes | Yes | Yes | _ | - | - | Yes | | |
| Erase Suspended | Yes | Yes | Yes | Yes | Yes | _ | - | Yes | | |

Table 13. Dual Operations Allowed In Other Banks

Table 14. Dual Operations Allowed In Same Bank

| | Commands allowed in same bank | | | | | | | | | |
|-------------------|-------------------------------|----------------------------|-------------------|---------------------------------|-------------------------------|----------------|------------------------------|-----------------------------|--|--|
| Status of bank | Read Array | Read Status Register | Read CFI Query | Read Electronic Signature | Program, Buffer Program | Block Erase | Program/ Erase Suspend | Program/ Erase Resume | | |
| Idle | Yes | Yes | Yes | Yes | Yes | Yes | Yes | Yes | | |
| Programming | _(2) | Yes | Yes | Yes | - | - | Yes | - | | |
| Erasing | _(2) | Yes | Yes | Yes | _ | - | Yes | - | | |
| Program Suspended | Yes ⁽¹⁾ | Yes | Yes | Yes | _ | - | - | Yes | | |
| Erase Suspended | Yes ⁽¹⁾ | Yes | Yes | Yes | Yes ⁽¹⁾ | - | - | Yes | | |

Note: 1. Not allowed in the Word that is being erased or programmed.

2. The Read Array command is accepted but the data output is not guaranteed until the Program or Erase has completed.

| | | Commands allowed | | | | | | | |
|---|-------------------------------------|----------------------|----------------|------------------------------|----------------------------------|--|--|--|--|
| Curren | t Status | Read CFI / OTP / | Read Parameter | Read Main Blocks | | | | | |
| | | Electronic Signature | Blocks | Located in Parameter Bank | Not Located in Parameter Bank | | | | |
| Programming / Erasing Parameter Blocks | | No | No | No | Yes | | | | |
| Programming/ | Located in Parameter Bank | Yes | No | No | Yes | | | | |
| Erasing Main Blocks | Not Located in Parameter Bank | Yes | Yes | Yes | In Different Bank Only | | | | |
| Program | ming OTP | No | No | No | No | | | | |

Table 15. Dual Operation Limitations

BLOCK LOCKING

The M30L0R8000x0 features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency. This locking scheme has three levels of protection.

- Lock/Unlock this first level allows software only control of block locking.
- Lock-Down this second level requires hardware interaction before locking can be changed.
- V_{PP} ≤ V_{PPLK} the third level offers a complete hardware protection against program and erase on all blocks.

The protection status of each block can be set to Locked, Unlocked, and Locked-Down. Table <u>16.</u>, defines all of the possible protection states (WP, DQ1, DQ0), and APPENDIX C., Figure 25., shows a flowchart for the locking operations.

Reading a Block's Lock Status

The lock status of every block can be read in the Read Electronic Signature mode of the device. To enter this mode issue the Read Electronic Signature command. Subsequent reads at the address specified in Table 7., will output the protection status of that block.

The lock status is represented by DQ0 and DQ1. DQ0 indicates the Block Lock/Unlock status and is set by the Lock command and cleared by the Unlock command. DQ0 is automatically set when entering Lock-Down. DQ1 indicates the Lock-Down status and is set by the Lock-Down command. DQ1 cannot be cleared by software, only by a hardware reset or power-down. The following sections explain the operation of the locking system.

Locked State

The default status of all blocks on power-up or after a hardware reset is Locked (states (0,0,1) or (1,0,1)). Locked blocks are fully protected from program or erase operations. Any program or erase operations attempted on a locked block will return an error in the Status Register. The Status of a Locked block can be changed to Unlocked or Locked-Down using the appropriate software commands. An Unlocked block can be Locked by issuing the Lock command.

Unlocked State

Unlocked blocks (states (0,0,0), (1,0,0) (1,1,0)), can be programmed or erased. All unlocked blocks return to the Locked state after a hardware reset or when the device is powered-down. The status of an unlocked block can be changed to Locked or Locked-Down using the appropriate software commands. A locked block can be unlocked by issuing the Unlock command.

Lock-Down State

Blocks that are Locked-Down (state (0,1,x))are protected from program and erase operations (as for Locked blocks) but their protection status cannot be changed using software commands alone. A Locked or Unlocked block can be Locked-Down by issuing the Lock-Down command. Locked-Down blocks revert to the Locked state when the device is reset or powered-down.

The Lock-Down function is dependent on the Write Protect, WP, input pin.

When $\overline{WP}=0$ (V_{IL}), the blocks in the Lock-Down state (0,1,x) are protected from program, erase and protection status changes.

When WP=1 (V_{IH}) the Lock-Down function is disabled (1,1,x) and Locked-Down blocks can be individually unlocked to the (1,1,0) state by issuing the software command, where they can be erased and programmed.

When the Lock-Down function is disabled (\overline{WP} =1) blocks can be locked (1,1,1) and unlocked (1,1,0) as desired. When WP=0 blocks that were previously Locked-Down return to the Lock-Down state (0,1,x) regardless of any changes that were made while WP=1.

Device reset or power-down resets all blocks, including those in Lock-Down, to the Locked state.

Locking Operations During Erase Suspend

Changes to block lock status can be performed during an erase suspend by using the standard locking command sequences to unlock, lock or lock-down a block. This is useful in the case when another block needs to be updated while an erase operation is in progress.

To change block locking during an erase operation, first write the Erase Suspend command, then check the Status Register until it indicates that the erase operation has been suspended. Next write the desired Lock command sequence to a block and the lock status will be changed. After completing any desired lock, read, or program operations, resume the erase operation with the Erase Resume command.

If a block is locked or locked-down during an erase suspend of the same block, the locking status bits will be changed immediately, but when the erase is resumed, the erase operation will complete. Locking operations cannot be performed during a program suspend.

| Table 16. Lo | ck Status |
|--------------|-----------|
|--------------|-----------|

| Pr <u>ote</u> ctio | rrent n Status ⁽¹⁾ Q1, DQ0) | Next <u>Pro</u> tection Status ⁽¹⁾ (WP, DQ1, DQ0) | | | | |
|----------------------|--|---|----------------------------------|-------------------------------------|-------------------------------|--|
| Current State | Program/Erase Allowed | After Block Lock Command | After Block Unlock Command | After Block Lock-Down Command | After WP transition | |
| 1,0,0 | yes | 1,0,1 | 1,0,0 | 1,1,1 | 0,0,0 | |
| 1,0,1 ⁽²⁾ | no | 1,0,1 | 1,0,0 | 1,1,1 | 0,0,1 | |
| 1,1,0 | yes | 1,1,1 | 1,1,0 | 1,1,1 | 0,1,1 | |
| 1,1,1 | no | 1,1,1 | 1,1,0 | 1,1,1 | 0,1,1 | |
| 0,0,0 | yes | 0,0,1 | 0,0,0 | 0,1,1 | 1,0,0 | |
| 0,0,1 ⁽²⁾ | no | 0,0,1 | 0,0,0 | 0,1,1 | 1,0,1 | |
| 0,1,1 | no | 0,1,1 | 0,1,1 | 0,1,1 | 1,1,1 or 1,1,0 ⁽³⁾ | |

Note: 1. The lock status is defined by the write protect pin and by DQ1 ('1' for a locked-down block) and DQ0 ('1' for a locked block) as read in the Read Electronic Signature command with A1 = V_{IH} and A0 = V_{IL}.

2. All blocks are locked at power-up, so the default configuration is 001 or 101 according to WP status.

3. A \overline{WP} transition to V_{IH} on a locked block will restore the previous DQ0 value, giving a 111 or 110.

PROGRAM AND ERASE TIMES AND ENDURANCE CYCLES

The Program and Erase times and the number of Program/ Erase cycles per block are shown in Table 17. Exact erase times may change depending on the memory array condition. The best case is when all the bits in the block are at '0' (pre-programmed). The worst case is when all the bits in the block are at '1' (not preprogrammed). Usually, the system overhead is negligible with respect to the erase time. In the M30L0R8000x0 the maximum number of Program/Erase cycles depends on the V_{PP} voltage supply used.

A7/

| | Pa | arameter | Condition | Min | Тур | Typical after 100kW/E Cycles | Max | Unit |
|-------------------|---|---------------------------|---|-----|-----|---------------------------------------|--------|--------|
| | | Parameter Block (16 KW | ord) | | 0.4 | 1 | 2.5 | S |
| | Erase | Main Block (64 KWord) | Preprogrammed | | 1 | 3 | 4 | S |
| | | Wall block (64 KWOID) | Not Preprogrammed | | 1.2 | | 4 | S |
| | | Single Cell | Word Program | | 30 | | 60 | μs |
| | | | Buffer Program | | 30 | | 60 | μs |
| QQ | Dag ang as (3) | Single Word | Word Program | | 90 | | 180 | μs |
| = V _{DD} | Program ⁽³⁾ | | Buffer Program | | 90 | | 180 | μs |
| Чрр | | Buffer (32 Words) (Buffer | Program) | | 440 | | 880 | μs |
| - | | Main Block (64 KWord) (I | Buffer Program) | | 880 | | | ms |
| | Suspend | Program | | 20 | | 25 | μs | |
| | Latency | Erase | | 20 | | 25 | μs | |
| | Program/ Erase Cycles (per Block) | Main Blocks | 100,000 | | | | cycles | |
| | | Parameter Blocks | 100,000 | | | | cycles | |
| | France | Parameter Block (16 KW | | 0.4 | | 2.5 | S | |
| | Erase | Main Block (64 KWord) | | 1 | | 4 | S | |
| | | Single Cell | Word Program | | 30 | | 60 | μs |
| | | | Word Program | | 85 | | 170 | μs |
| | | Single Word | Buffer Enhanced Factory Program ⁽⁴⁾ | | 10 | | | μs |
| - | | | Buffer Program | | 340 | | 680 | μs |
| = Vpph | Program ⁽³⁾ | Buffer (32 Words) | Buffer Enhanced Factory Program | | 320 | | | μs |
| Vpp : | | | Buffer Program | | 640 | | | ms |
| | | Main Block (64 KWords) | Buffer Enhanced Factory Program | | 640 | | | ms |
| | | | Buffer Program | | 10 | | | S |
| | | Bank (16 Mbits) | Buffer Enhanced Factory Program | | 10 | | | S |
| | Program/ | Main Blocks | | | | | 1000 | cycles |
| | Erase Cycles (per Block) | Parameter Blocks | | | | 2500 | cycles | |

Table 17. Program/Erase Times and Endurance Cycles

Note: 1. T_A = –25 to 85°C; V_{DD} = 1.7V to 2V; V_{DDQ} = 1.7V to 2V.

4. This is an average value on the entire device.

Values are liable to change with the external system-level overhead (command sequence and Status Register polling execution).
 Excludes the time needed to execute the command sequence.

MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

| Symbol | Parameter | Va | Value | | |
|-------------------|--|------|-------|-------|--|
| Symbol | Farameter | Min | Max | Unit | |
| T _A | Ambient Operating Temperature | -25 | 85 | °C | |
| T _{BIAS} | Temperature Under Bias | -25 | 85 | °C | |
| T _{STG} | Storage Temperature | -65 | 125 | °C | |
| T _{LEAD} | Lead Temperature During Soldering | | (1) | °C | |
| V _{IO} | Input or Output Voltage | -0.5 | 3.8 | V | |
| V _{DD} | Supply Voltage | -0.2 | 2.5 | V | |
| V _{DDQ} | Input/Output Supply Voltage | -0.2 | 2.5 | V | |
| V _{PP} | Program Voltage | -0.2 | 12.6 | V | |
| Ι _Ο | Output Short Circuit Current | | 100 | mA | |
| tvpph | Time for V _{PP} at V _{PPH} | | 100 | hours | |

Table 18. Absolute Maximum Ratings

Note: 1. Compliant with the JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK ® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement Conditions summarized in Table 19., Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 19. Operating and AC Measurement Conditions

| | M30L0R | 8000T0/B | | |
|--|-----------------------|-----------------------|----|--|
| Parameter | ٤ | 85 | | |
| | Min | Max | | |
| V _{DD} Supply Voltage | 1.7 | 2.0 | V | |
| V _{DDQ} Supply Voltage | 1.7 | 2.0 | V | |
| VPP Supply Voltage (Factory environment) | 8.5 | 9.5 | V | |
| V _{PP} Supply Voltage (Application environment) | -0.4 | V _{DDQ} +0.4 | V | |
| Ambient Operating Temperature | -25 | 85 | °C | |
| Load Capacitance (CL) | 3 | 30 | pF | |
| Input Rise and Fall Times | | 5 | ns | |
| Input Pulse Voltages | 0 to V _{DDQ} | | V | |
| Input and Output Timing Ref. Voltages | V _{DI} | _{DQ} /2 | V | |

Figure 8. AC Measurement I/O Waveform





Figure 9. AC Measurement Load Circuit



A7

Table 20. Capacitance

| Symbol | Parameter | Test Condition | Min | Max | Unit |
|------------------|--------------------|-----------------------|-----|-----|------|
| C _{IN} | Input Capacitance | $V_{IN} = 0V$ | 6 | 8 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0V | 8 | 12 | pF |

Note: Sampled only, not 100% tested.

| Symbol | Parameter | Test Condition | Тур | Max | Unit |
|-----------------------------------|--|--|-----|-----|------|
| ۱ _{LI} | Input Leakage Current | $0V \le V_{IN} \le V_{DDQ}$ | | ±1 | μA |
| I _{LO} | Output Leakage Current | $0V \le V_{OUT} \le V_{DDQ}$ | | ±1 | μA |
| I _{DD1} | Supply Current Asynchronous Read (f=5MHz) | $\overline{E} = V_{IL}, \overline{G} = V_{IH}$ | 13 | 15 | mA |
| | | 4 Word | 16 | 18 | mA |
| | Supply Current | 8 Word | 18 | 20 | mA |
| | Synchronous Read (f=54MHz) | 16 Word | 23 | 25 | mA |
| | | Continuous | 25 | 27 | mA |
| I _{DD2} | Supply Current (Reset) | $\overline{RP} = V_{SS} \pm 0.2V$ | 50 | 110 | μA |
| I _{DD3} | Supply Current (Standby) | $\overline{E} = V_{DDQ} \pm 0.2V$ $K=V_{SS}$ | 50 | 110 | μA |
| I _{DD4} | Supply Current (Automatic Standby) | $\overline{E} = V_{IL}, \overline{G} = V_{IH}$ | 50 | 110 | μA |
| I _{DD5} ⁽¹⁾ | Supply Current (Program) | V _{PP} = V _{PPH} | 8 | 20 | mA |
| | Supply Current (Program) | $V_{PP} = V_{DD}$ | 10 | 25 | mA |
| | Supply Current (Erase) | V _{PP} = V _{PPH} | 8 | 20 | mA |
| | Supply Current (Erase) | $V_{PP} = V_{DD}$ | 10 | 25 | mA |
| I _{DD6} ^(1,2) | Supply Current | Program/Erase in one Bank, Asynchronous Read in another Bank | 23 | 40 | mA |
| IDD6 | (Dual Operations) | Program/Erase in one Bank, Synchronous Read (Continuous f=54MHz) in another Bank | 35 | 52 | mA |
| I _{DD7} ⁽¹⁾ | Supply Current Program/ Erase Suspended (Standby) | $\overline{E} = V_{DDQ} \pm 0.2V$ $K=V_{SS}$ | 50 | 110 | μA |
| | Van Supply Current (Program) | Vpp = Vpph | 2 | 5 | mA |
| I (1) | V _{PP} Supply Current (Program) | $V_{PP} = V_{DD}$ | 0.2 | 5 | μA |
| I _{PP1} ⁽¹⁾ | V _{PP} Supply Current (Erase) | Vpp = Vpph | 2 | 5 | mA |
| | VPP Supply Suitell (Eldse) | $V_{PP} = V_{DD}$ | 0.2 | 5 | μA |
| I _{PP2} | VPP Supply Current (Read) | $V_{PP} \le V_{DD}$ | 0.2 | 5 | μA |
| I _{PP3} ⁽¹⁾ | VPP Supply Current (Standby) | $V_{PP} \le V_{DD}$ | 0.2 | 5 | μA |

Table 21. DC Characteristics - Currents

Note: 1. Sampled only, not 100% tested. 2. V_{DD} Dual Operation current is the sum of read and program or erase currents.

57

Table 22. DC Characteristics - Voltages

| Symbol | Parameter | Test Condition | Min | Тур | Max | Unit |
|-------------------|---------------------------------------|--------------------------|-----------------------|-----|-----------------|------|
| VIL | Input Low Voltage | | 0 | | 0.4 | V |
| V _{IH} | Input High Voltage | | V _{DDQ} -0.4 | | $V_{DDQ} + 0.4$ | V |
| V _{OL} | Output Low Voltage | I _{OL} = 100μA | | | 0.1 | V |
| V _{OH} | Output High Voltage | I _{OH} = −100μA | V _{DDQ} -0.1 | | | V |
| V _{PP1} | V _{PP} Program Voltage-Logic | Program, Erase | 1.3 | 1.8 | 3.3 | V |
| VPPH | VPP Program Voltage Factory | Program, Erase | 8.5 | 9.0 | 9.5 | V |
| V _{PPLK} | Program or Erase Lockout | | | | 0.4 | V |
| V _{LKO} | V _{DD} Lock Voltage | | | | 1 | V |
| V _{RPH} | RP pin Extended High Voltage | | | | 3.3 | V |






Figure 10. Asynchronous Random Access Read AC Waveforms

Note: 1. Latch Enable, <u>L</u>, can be kept Low (also at board level) when the Latch Enable function is not required or supported.
2. Write Enable, W, is High, WAIT is active Low.




Figure 11. Asynchronous Page Read AC Waveforms

| Symbol Alt Parameter | | Parameter | | M30L0R8000T0/B | Unit | |
|----------------------|----------------------------------|-----------------------|---|----------------|------|------|
| | | Alt | Falanelei | | 85 | Onit |
| | t _{AVAV} | t _{RC} | Address Valid to Next Address Valid | Min | 85 | ns |
| | t _{AVQV} | t _{ACC} | Address Valid to Output Valid (Random) | Max | 85 | ns |
| | t _{AVQV1} | tPAGE | Address Valid to Output Valid (Page) | Max | 25 | ns |
| | t _{AXQX} ⁽¹⁾ | tон | Address Transition to Output Transition | Min | 0 | ns |
| | t _{ELTV} | | Chip Enable Low to Wait Valid | Max | 14 | ns |
| | t _{ELQV} ⁽²⁾ | tCE | Chip Enable Low to Output Valid | Max | 85 | ns |
| s | t _{ELQX} ⁽¹⁾ | t _{LZ} | Chip Enable Low to Output Transition | Min | 0 | ns |
| ning | t _{EHTZ} | | Chip Enable High to Wait Hi-Z | Max | 14 | ns |
| Read Timings | t _{EHQX} ⁽¹⁾ | tон | Chip Enable High to Output Transition | Min | 2 | ns |
| Rea | t _{EHQZ} ⁽¹⁾ | t _{HZ} | Chip Enable High to Output Hi-Z | Max | 14 | ns |
| | t _{GLQV} ⁽²⁾ | t _{OE} | Output Enable Low to Output Valid | Max | 20 | ns |
| | t _{GLQX} ⁽¹⁾ | t _{OLZ} | Output Enable Low to Output Transition | Min | 0 | ns |
| | tGLTV | | Output Enable Low to Wait Valid | Max | 14 | ns |
| | t _{GHQX} ⁽¹⁾ | t _{OH} | Output Enable High to Output Transition | Min | 2 | ns |
| | t _{GHQZ} ⁽¹⁾ | t _{DF} | Output Enable High to Output Hi-Z | Max | 14 | ns |
| | t _{GHTZ} | | Output Enable High to Wait Hi-Z | Max | 14 | ns |
| | t _{AVLH} | t _{AVADVH} | Address Valid to Latch Enable High | Min | 7 | ns |
| Latch Timings | t _{ELLH} | t _{ELADVH} | Chip Enable Low to Latch Enable High | Min | 10 | ns |
| Tin | t _{LHAX} | t _{ADVHAX} | Latch Enable High to Address Transition | Min | 7 | ns |
| -atch | tlllh | t _{ADVLADVH} | Latch Enable Pulse Width | Min | 7 | ns |
| - | t _{LLQV} | t _{ADVLQV} | Latch Enable Low to Output Valid (Random) | Max | 85 | ns |

Table 23. Asynchronous Read AC Characteristics

Note: 1. Sampled only, not 100% tested. 2. G may be delayed by up to t_{ELQV} - t_{GLQV} after the falling edge of E without increasing t_{ELQV}.




Figure 12. Synchronous Burst Read AC Waveforms




Figure 13. Single Synchronous Read AC Waveforms

Note: 1. The WAIT signal is configured to be active during wait state. WAIT signal is active Low.

 Address latched and data output on the rising clock edge. Either the rising or the falling edge of the clock signal, K, can be configured as the active edge. Here, the active edge is the rising one.





Figure 14. Synchronous Burst Read Suspend AC Waveforms

Figure 15. Clock input AC Waveform



| | D | A 1/ | Descurration | | M30L0R8000T0/B | 11 | |
|----------------------|----------------------------------|-----------------------|--|-----------|----------------|------|--|
| Symbol Alt | | Alt | Parameter | Parameter | | Unit | |
| | t _{AVKH} | tavclkh | Address Valid to Clock High | Min | 7 | ns | |
| | t _{ELKH} | ^t ELCLKH | Chip Enable Low to Clock High | Min | 7 | ns | |
| s | t _{ELTV} | | Chip Enable Low to Wait Valid | Max | 14 | ns | |
| Read Timings | t _{EHEL} | | Chip Enable Pulse Width (subsequent synchronous reads) | Min | 14 | ns | |
| | t _{EHTZ} | | Chip Enable High to Wait Hi-Z | Max | 14 | ns | |
| snou | t _{KHAX} | t _{CLKHAX} | Clock High to Address Transition | Min | 7 | ns | |
| Synchronous | tκhq∨ t _{KHTV} | ^t CLKHQV | Clock High to Output Valid Clock High to WAIT Valid | Max | 14 | ns | |
| | ^t кнqх tкнтх | ^t CLKHQX | Clock High to Output Transition Clock High to WAIT Transition | Min | 3 | ns | |
| | t _{LLKH} | t _{ADVLCLKH} | Latch Enable Low to Clock High | Min | 7 | ns | |
| ions | t _{KHKH} | t _{CLK} | Clock Period (f=54MHz) | Min | 18.5 | ns | |
| Clock Specifications | tkhkl t _{KLKH} | | Clock High to Clock Low Clock Low to Clock High | Min | 4.5 | ns | |
| | t _f t _r | | Clock Fall or Rise Time | Max | 3 | ns | |

| Table 24. Synchronous Read AC Characteristic |
|--|
|--|

Note: 1. Sampled only, not 100% tested. 2. For other timings please refer to Table 23., Asynchronous Read AC Characteristics.




Figure 16. Write AC Waveforms, Write Enable Controlled


| _ | Symbol Alt | | Baramatar | M30L0R8000T0/B | - Unit | |
|---------------------------------|----------------------------------|------------------|---|----------------|--------|----|
| Symbol Alt | | Alt | Parameter | | | 85 |
| | t _{AVAV} | t _{WC} | Address Valid to Next Address Valid | Min | 85 | ns |
| | t _{AVLH} | | Address Valid to Latch Enable High | Min | 7 | ns |
| | t _{AVWH} ⁽³⁾ | | Address Valid to Write Enable High | Min | 45 | ns |
| | t _{DVWH} | t _{DS} | Data Valid to Write Enable High | Min | 45 | ns |
| | tellh | | Chip Enable Low to Latch Enable High | Min | 10 | ns |
| | tELWL | tcs | Chip Enable Low to Write Enable Low | Min | 0 | ns |
| st | t _{ELQV} | | Chip Enable Low to Output Valid | Min | 85 | ns |
| ming | t _{ELKV} | | Chip Enable High to Clock Valid | Min | 7 | ns |
| ed Ti | tGHWL | | Output Enable High to Write Enable Low | Min | 17 | ns |
| Itroll | t _{LHAX} | | Latch Enable High to Address Transition | Min | 7 | ns |
| Cor | t _{LLLH} | | Latch Enable Pulse Width | Min | 7 | ns |
| nable | t _{WHAV} (3) | | Write Enable High to Address Valid | Min | 0 | ns |
| Write Enable Controlled Timings | t _{WHAX} (3) | t _{AH} | Write Enable High to Address Transition | Min | 0 | ns |
| \geq | tWHDX | t _{DH} | Write Enable High to Input Transition | Min | 0 | ns |
| | twhen | t _{CH} | Write Enable High to Chip Enable High | Min | 0 | ns |
| | t _{WHEL} ⁽²⁾ | | Write Enable High to Chip Enable Low | Min | 20 | ns |
| | twhgl | | Write Enable High to Output Enable Low | Min | 0 | ns |
| | twhll | | Write Enable High to Latch Enable Low | Min | 0 | ns |
| | twhwL | t _{WPH} | Write Enable High to Write Enable Low | Min | 20 | ns |
| | twLwH | t _{WP} | Write Enable Low to Write Enable High | Min | 45 | ns |
| | t _{QVVPL} | | Output (Status Register) Valid to V _{PP} Low | Min | 0 | ns |
| ings | t _{QVWPL} | | Output (Status Register) Valid to Write Protect Low | Min | 0 | ns |
| Protection Timings | t∨PHWH | t _{VPS} | V _{PP} High to Write Enable High | Min | 200 | ns |
| ection | twhypl | | Write Enable High to V _{PP} Low | Min | 200 | ns |
| Proté | t _{WHWPL} | | Write Enable High to Write Protect Low | Min | 200 | ns |
| _ | twphwh | | Write Protect High to Write Enable High | Min | 200 | ns |

Table 25. Write AC Characteristics, Write Enable Controlled

Note: 1. Sampled only, not 100% tested.

twHEL has this value when reading in the targeted bank or when reading following a Set Configuration Register command. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register have been issued, twHEL is Ons.

3. Meaningful only if \overline{L} is always kept low.





| Symbol | | Alt | Devementer | | M30L0R8000T0/B | Unit |
|--------------------------------|----------------------------------|------------------|---|-----|----------------|------|
| 3 | Gymbol | | Parameter | | 85 | Unit |
| | t _{AVAV} | twc | Address Valid to Next Address Valid Mi | | 85 | ns |
| | t _{AVEH} | | Address Valid to Chip Enable High | Min | 45 | ns |
| | t _{AVLH} | | Address Valid to Latch Enable High | Min | 7 | ns |
| | t _{DVEH} | t _{DS} | Data Valid to Chip Enable High | Min | 45 | ns |
| | t _{EHAX} | t _{AH} | Chip Enable High to Address Transition | Min | 0 | ns |
| s | t _{EHDX} | t _{DH} | Chip Enable High to Input Transition | Min | 0 | ns |
| Chip Enable Controlled Timings | t _{EHEL} | t _{CPH} | Chip Enable High to Chip Enable Low | Min | 20 | ns |
| ed Ti | t _{EHGL} | | Chip Enable High to Output Enable Low | Min | 0 | ns |
| ltroll | t _{EHWH} | t _{CH} | Chip Enable High to Write Enable High | Min | 0 | ns |
| Cor | t _{ELKV} | | Chip Enable Low to Clock Valid | Min | 7 | ns |
| able | t _{ELEH} | t _{CP} | Chip Enable Low to Chip Enable High | Min | 45 | ns |
| ы Ц | tELLH | | Chip Enable Low to Latch Enable High | Min | 10 | ns |
| Ч | t _{ELQV} | | Chip Enable Low to Output Valid | Min | 85 | ns |
| | tGHEL | | Output Enable High to Chip Enable Low | Min | 17 | ns |
| | t _{LHAX} | | Latch Enable High to Address Transition | Min | 7 | ns |
| | tLLLH | | Latch Enable Pulse Width | Min | 7 | ns |
| | t _{WHEL} ⁽²⁾ | | Write Enable High to Chip Enable Low | Min | 20 | ns |
| | tWLEL | tcs | Write Enable Low to Chip Enable Low | Min | 0 | ns |
| | t _{EHVPL} | | Chip Enable High to V _{PP} Low | Min | 200 | ns |
| Protection Timings | t _{EHWPL} | | Chip Enable High to Write Protect Low | Min | 200 | ns |
| | tQVVPL | | Output (Status Register) Valid to VPP Low | Min | 0 | ns |
| tection | tQVWPL | | Output (Status Register) Valid to Write Protect Low | Min | 0 | ns |
| Pro | t _{VPHEH} | t _{VPS} | V _{PP} High to Chip Enable High | Min | 200 | ns |
| | twphen | | Write Protect High to Chip Enable High | Min | 200 | ns |

Table 26. Write AC Characteristics, Chip Enable Controlled

Note: 1. Sampled only, not 100% tested.
2. t_{WHEL} has this value when reading in the targeted bank or when reading following a Set Configuration Register command. System designers should take this into account and may insert a software No-Op instruction to delay the first read in the same bank after insertion account and the first read to the same bank after software No-Op instruction to delay the first read in the same bank after insertion. issuing any command and to delay the first read to any address after issuing a Set Configuration Register command. If the first read after the command is a Read Array operation in a different bank and no changes to the Configuration Register have been issued, t_{WHEL} is 0ns.




Figure 18. Reset and Power-up AC Waveforms

Table 27. Reset and Power-up AC Characteristics

| Symbol | Parameter | Test Condition | | 85 | Unit |
|------------------------------------|---|------------------|-----|-----|------|
| t PLWL | Reset Low to Write Enable Low, Chip Enable Low, Output Enable Low, Latch Enable Low | During Program | Min | 25 | μs |
| tPLEL tPLGL | | During Erase | Min | 25 | μs |
| tPLGL | | Other Conditions | Min | 80 | ns |
| tphwl tphel tphgl tphll | Reset High to Write Enable Low Chip Enable Low Output Enable Low Latch Enable Low | | Min | 30 | ns |
| t _{PLPH} ^(1,2) | RP Pulse Width | | Min | 50 | ns |
| t _{VDHPH} ⁽³⁾ | Supply Voltages High to Reset High | | Min | 100 | μs |

Note: 1. The device Reset is possible but not guaranteed if $t_{PLPH} < 50$ ns.

Sampled only, not 100% tested.
 It is important to assert RP in order to allow proper CPU initialization during Power-Up or Reset.



PACKAGE MECHANICAL




Figure 19. TFBGA88 8x10mm - 8x10 ball array, 0.8mm pitch, Bottom View Package Outline

Note: Drawing is not to scale.

| Cumula al | millimeters | | | inches | | |
|-----------|-------------|-------|--------|--------|--------|--------|
| Symbol | Тур | Min | Max | Тур | Min | Мах |
| А | | | 1.200 | | | 0.0472 |
| A1 | | 0.200 | | | 0.0079 | |
| A2 | 0.850 | | | 0.0335 | | |
| b | 0.350 | 0.300 | 0.400 | 0.0138 | 0.0118 | 0.0157 |
| D | 8.000 | 7.900 | 8.100 | 0.3150 | 0.3110 | 0.3189 |
| D1 | 5.600 | | | 0.2205 | | |
| ddd | | | 0.100 | | | 0.0039 |
| Е | 10.000 | 9.900 | 10.100 | 0.3937 | 0.3898 | 0.3976 |
| E1 | 7.200 | | | 0.2835 | | |
| E2 | 8.800 | | | 0.3465 | | |
| е | 0.800 | - | - | 0.0315 | - | - |
| FD | 1.200 | | | 0.0472 | | |
| FE | 1.400 | | | 0.0551 | | |
| FE1 | 0.600 | | | 0.0236 | | |
| SD | 0.400 | | | 0.0157 | | |
| SE | 0.400 | | | 0.0157 | | |

PART NUMBERING

Table 29. Ordering Information Scheme

| Example: | M30 L 0 R 8 0 0 0 T 0 ZAQT |
|---|----------------------------|
| Device Type | |
| M30 = Multiple Flash Chip Package | |
| | |
| Flash Device Identifier 1 | |
| L = Multi-Level, Multiple Bank, Burst Mode | |
| | |
| Flash Device Identifier 2 |] |
| 0 = no other architecture | |
| Operating Voltage | |
| $\frac{\text{Operating Voltage}}{\text{R} = \text{V}_{\text{DD}} = 1.7\text{V to } 2.0\text{V}, \text{V}_{\text{DDQ}} = 1.7\text{V to } 2.0\text{V}}$ | |
| $R = V_{DD} = 1.7 V \text{ to } 2.0 V, V_{DDQ} = 1.7 V \text{ to } 2.0 V$ | |
| Flash 1 Density | |
| 8 = 256 Mbit | |
| 8 = 250 MDII | |
| Flash 2 Density | |
| 0 = No Die | |
| | |
| Flash 3 Density | |
| 0 = No Die | |
| | |
| Flash 4 Density | |
| 0 = No Die | |
| | |
| Parameter Block Location | |
| T = Top Boot | |
| B = Bottom Boot | |
| | |
| Product Version | |
| 0 = 0.13µm Technology Multi-Level Design | |
| Deskare | |
| Package | ata alva al fa ata riat |
| ZAQ = TFBGA88 8x10mm, 0.8mm pitch, quadruple | stacked tootprint |
| Packing Option | |
| Blank = Standard Packing | |
| Diank – Stanuaru Facking | |

T = Tape & Reel Packing

E = Lead-Free and RoHS Package, Standard Packing

F = Lead-Free and RoHS Package, Tape & Reel Packing

Devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.



APPENDIX A. BLOCK ADDRESS TABLES

The following set of equations can be used to calculate a complete set of block addresses using the information contained in Tables 30, 31, 32, 33, 34 and 35.

To calculate the Block Base Address from the Block Number:

First it is necessary to calculate the Bank Number and the Block Number Offset. This can be achieved using the following formulas:

Bank_Number = (Block_Number - 3) / 16 Block_Number_Offset = Block_Number - 3 - (Bank_Number x 16)

If Bank_Number = 0, the Block Base Address can be directly read from Table 30. or Table 33. (Parameter Bank Block Addresses) in the Block Number Offset row. Otherwise:

Block_Base_Address = Bank_Base_Address + Block_Base_Address_Offset

To calculate the Bank Number and the Block Number from the Block Base Address:

If the address is in the range of the Parameter Bank, the Bank Number is 0 and the Block Number can be directly read from Table 30. or Table 33. (Parameter Bank Block Addresses), in the row that corresponds to the address given. Otherwise, the Block Number can be calculated using the formulas below:

For the top configuration (M30L0R8000T0): Block_Number = $((NOT address) / 2^{16}) + 3$

For the bottom configuration (M30L0R8000B0): Block_Number = $(address / 2^{16}) + 3$

For both configurations the Bank Number and the Block Number Offset can be calculated using the following formulas:

> Bank_Number = (Block_Number - 3) / 16 Block_Number_Offset = Block_Number - 3 - (Bank_Number x 16)

Table 30. M30L0R8000T0 - Parameter Bank Block Addresses

| Block Number | Size (KWords) | Address Range |
|-----------------|------------------|---------------|
| 0 | 16 | FFC000-FFFFFF |
| 1 | 16 | FF8000-FFBFFF |
| 2 | 16 | FF4000-FF7FFF |
| 3 | 16 | FF0000-FF3FFF |
| 4 | 64 | FE0000-FEFFFF |
| 5 | 64 | FD0000-FDFFFF |
| 6 | 64 | FC0000-FCFFFF |
| 7 | 64 | FB0000-FBFFFF |
| 8 | 64 | FA0000-FAFFFF |
| 9 | 64 | F90000-F9FFFF |
| 10 | 64 | F80000-F8FFFF |
| 11 | 64 | F70000-F7FFFF |
| 12 | 64 | F60000-F6FFFF |
| 13 | 64 | F50000-F5FFFF |
| 14 | 64 | F40000-F4FFFF |
| 15 | 64 | F30000-F3FFFF |
| 16 | 64 | F20000-F2FFFF |
| 17 | 64 | F10000-F1FFFF |
| 18 | 64 | F00000-F0FFFF |

Table 32. M30L0R8000T0 - Block Addresses in Main Banks

| Block Number Offset | Block Base Address Offset |
|------------------------|---------------------------|
| 0 | 0F0000 |
| 1 | 0E0000 |
| 2 | 0D0000 |
| 3 | 0C0000 |
| 4 | 0B0000 |
| 5 | 0A0000 |
| 6 | 090000 |
| 7 | 080000 |
| 8 | 070000 |
| 9 | 060000 |
| 10 | 050000 |
| 11 | 040000 |
| 12 | 030000 |
| 13 | 020000 |
| 14 | 010000 |
| 15 | 000000 |

Note: There are two Bank Regions: Bank Region 1 contains all the banks that are made up of main blocks only; Bank Region 2 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

Table 31. M30L0R8000T0 - Main Bank Base Addresses

| Bank Number | Block Numbers | Bank Base Address |
|----------------|------------------|-------------------|
| 1 | 19-34 | E00000 |
| 2 | 35-50 | D00000 |
| 3 | 51-66 | C00000 |
| 4 | 67-82 | B00000 |
| 5 | 83-98 | A00000 |
| 6 | 99-114 | 900000 |
| 7 | 115-130 | 800000 |
| 8 | 131-146 | 700000 |
| 9 | 147-162 | 600000 |
| 10 | 163-178 | 500000 |
| 11 | 179-194 | 400000 |
| 12 | 195-210 | 300000 |
| 13 | 211-226 | 200000 |
| 14 | 227-242 | 100000 |
| 15 | 243-258 | 000000 |



| Block | Size | Addross Pango |
|--------|----------|---------------|
| Number | (KWords) | Address Range |
| 18 | 64 | 0F0000-0FFFFF |
| 17 | 64 | 0E0000-0EFFFF |
| 16 | 64 | 0D0000-0DFFFF |
| 15 | 64 | 0C0000-0CFFFF |
| 14 | 64 | 0B0000-0BFFFF |
| 13 | 64 | 0A0000-0AFFFF |
| 12 | 64 | 090000-09FFFF |
| 11 | 64 | 080000-08FFFF |
| 10 | 64 | 070000-07FFFF |
| 9 | 64 | 060000-06FFFF |
| 8 | 64 | 050000-05FFFF |
| 7 | 64 | 040000-04FFFF |
| 6 | 64 | 030000-03FFFF |
| 5 | 64 | 020000-02FFFF |
| 4 | 64 | 010000-01FFFF |
| 3 | 16 | 00C000-00FFFF |
| 2 | 16 | 008000-00BFFF |
| 1 | 16 | 004000-007FFF |
| 0 | 16 | 000000-003FFF |

Table 33. M30L0R8000B0 - Parameter Bank Block Addresses

Table 34. M30L0R8000B0 - Main Bank Base Addresses

| Bank Number | Block Numbers | Bank Base Address |
|----------------|------------------|-------------------|
| 15 | 243-258 | F00000 |
| 14 | 227-242 | E00000 |
| 13 | 211-226 | D00000 |
| 12 | 195-210 | C00000 |
| 11 | 179-194 | B00000 |
| 10 | 163-178 | A00000 |
| 9 | 147-162 | 900000 |
| 8 | 131-146 | 800000 |
| 7 | 115-130 | 700000 |
| 6 | 99-114 | 600000 |
| 5 | 83-98 | 500000 |
| 4 | 67-82 | 400000 |
| 3 | 51-66 | 300000 |
| 2 | 35-50 | 200000 |
| 1 | 19-34 | 100000 |

Table 35. M30L0R8000B0 - Block Addresses in Main Banks

| Block Number Offset | Block Base Address Offset |
|------------------------|---------------------------|
| 15 | 0F0000 |
| 14 | 0E0000 |
| 13 | 0D0000 |
| 12 | 0C0000 |
| 11 | 0B0000 |
| 10 | 0A0000 |
| 9 | 090000 |
| 8 | 080000 |
| 7 | 070000 |
| 6 | 060000 |
| 5 | 050000 |
| 4 | 040000 |
| 3 | 030000 |
| 2 | 020000 |
| 1 | 010000 |
| 0 | 000000 |

Note: There are two Bank Regions: Bank Region 2 contains all the banks that are made up of main blocks only; Bank Region 1 contains the banks that are made up of the parameter and main blocks (Parameter Bank).

APPENDIX B. COMMON FLASH INTERFACE

The Common Flash Interface is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the Read CFI Query Command is issued the device enters CFI Query mode and the data structure is read from the memory. Tables 36, 37, 38, 39, 40, 41, 42, 43, 44 and 45 show the ad-

dresses used to retrieve the data. The Query data is always presented on the lowest order data outputs (DQ0-DQ7), the other outputs (DQ8-DQ15) are set to 0.

The CFI data structure also contains a security area where a 64 bit unique security number is written (see Figure 5., Protection Register Memory Map). This area can be accessed only in Read mode by the final user. It is impossible to change the security number after it has been written by ST. Issue a Read Array command to return to Read mode.

Á7/

| Offset | Sub-section Name | Description |
|--------|---|---|
| 000h | Reserved | Reserved for algorithm-specific information |
| 010h | CFI Query Identification String | Command set ID and algorithm data offset |
| 01Bh | System Interface Information | Device timing & voltage information |
| 027h | Device Geometry Definition | Flash device layout |
| Р | Primary Algorithm-specific Extended Query table | Additional information specific to the Primary Algorithm (optional) |
| A | Alternate Algorithm-specific Extended Query table | Additional information specific to the Alternate Algorithm (optional) |
| 080h | Security Code Area | Lock Protection Register Unique device Number and User Programmable OTP |

Table 36. Query Structure Overview

Note: The Flash memory display the CFI data structure when CFI Query command is issued. In this table are listed the main sub-sections detailed in Tables 37, 38, 39 and 40. Query data is always presented on the lowest order data outputs.

| Offset | Sub-section Name | Description | Value |
|-----------|--------------------|--|---------------|
| 000h | 0020h | Manufacturer Code | ST |
| 001h | 880Dh 880Eh | Device Code | Top Bottom |
| 002h | Reserved | Reserved | |
| 003h-00Fh | Reserved | Reserved | |
| 010h | 0051h | | "Q" |
| 011h | 0052h | Query Unique ASCII String "QRY" | |
| 012h | 0059h | | |
| 013h | 0001h | Primary Algorithm Command Set and Control Interface ID code 16 bit | |
| 014h | 0000h | ID code defining a specific algorithm | |
| 015h | offset = P = 000Ah | Address for Brimony Algorithm systemded Query table (see Table 40.) | P = 10Ah |
| 016h | 0001h | Address for Primary Algorithm extended Query table (see Table 40.) | P = TUAN |
| 017h | 0000h | Alternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supported | |
| 018h | 0000h | | |
| 019h | value = A = 0000h | | |
| 01Ah | 0000h | Address for Alternate Algorithm extended Query table | NA |

Table 37. CFI Query Identification String

| Offset | Data | Description | Value | | |
|--------|-------|--|--------|--|--|
| 01Bh | 0017h | V _{DD} Logic Supply Minimum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts | 1.7V | | |
| 01Ch | 0020h | V _{DD} Logic Supply Maximum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 millivolts | 2V | | |
| 01Dh | 0085h | V _{PP} [Programming] Supply Minimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts | 8.5V | | |
| 01Eh | 0095h | V _{PP} [Programming] Supply Maximum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 millivolts | 9.5V | | |
| 01Fh | 0008h | Typical time-out per single byte/word program = 2 ⁿ µs | 256µs | | |
| 020h | 0009h | Typical time-out for Buffer Program = $2^n \mu s$ | 512µs | | |
| 021h | 000Ah | Typical time-out per individual block erase = 2 ⁿ ms | 1s | | |
| 022h | 0000h | Typical time-out for full chip erase = 2 ⁿ ms | NA | | |
| 023h | 0001h | Maximum time-out for word program = 2 ⁿ times typical | 512µs | | |
| 024h | 0001h | Maximum time-out for Buffer Program = 2 ⁿ times typical | 1024µs | | |
| 025h | 0002h | Maximum time-out per individual block erase = 2 ⁿ times typical | | | |
| 026h | 0000h | Maximum time-out for chip erase = 2 ⁿ times typical | NA | | |

Table 38. CFI Query System Interface Information

| | Offset Data | | Description | Value |
|-----------------------|-------------------|----------------|--|---------------|
| | 027h 0019h Device | | Device Size = 2 ⁿ in number of bytes | 32 MBytes |
| | 028h 029h | 0001h 0000h | Flash Device Interface Code description | x16 Async. |
| | 02Ah 02Bh | 0006h 0000h | Maximum number of bytes in multi-byte program or page = 2 ⁿ | 64 Bytes |
| | 02Ch | 0002h | Number of identical sized erase block regions within the device bit 7 to $0 = x =$ number of Erase Block Regions | 2 |
| | 02Dh 02Eh | 00FEh 0000h | Erase Block Region 1 Information Number of identical-size erase blocks = 00FEh+1 | |
| CES | 02Fh 030h | 0000h 0002h | Erase Block Region 1 Information Block size in Region 1 = 0200h * 256 Byte | 128 KByte |
| TOP DEVICES | 031h 032h | 0003h 0000h | Erase Block Region 2 Information Number of identical-size erase blocks = 0003h+1 | 4 |
| TOP | 033h 034h | 0080h 0000h | Erase Block Region 2 Information Block size in Region 2 = 0080h * 256 Byte | 32 KByte |
| | 035h 038h | Reserved | Reserved for future erase block region information | NA |
| | 02Dh 02Eh | 0003h 0000h | Erase Block Region 1 Information Number of identical-size erase block = 0003h+1 | 4 |
| VICES | 02Fh 030h | 0080h 0000h | Erase Block Region 1 Information Block size in Region 1 = 0080h * 256 bytes | 32 KBytes |
| BOTTOM DEVICES | 031h 032h | 00FEh 0000h | Erase Block Region 2 Information Number of identical-size erase block = 00FEh+1 | |
| 30TTO | 033h 034h | 0000h 0002h | Erase Block Region 2 Information Block size in Region 2 = 0200h * 256 bytes | |
| | 035h 038h | Reserved | Reserved for future erase block region information | NA |

Table 39. Device Geometry Definition



| Offset Data | | Description | | | |
|---|-------|--|--|--|--|
| (P)h = 10Ah | 0050h | | "P" | | |
| | 0052h | Primary Algorithm extended Query table unique ASCII string "PRI" | "R" | | |
| | 0049h | | "1" | | |
| (P+3)h =10Dh | 0031h | Major version number, ASCII | "1" | | |
| (P+4)h = 10Eh | 0033h | Minor version number, ASCII | "3" | | |
| (P+5)h = 10Fh | 00E6h | Extended Query table contents for Primary Algorithm. Address (P+5)h | | | |
| | 0003h | contains less significant byte. | | | |
| (P+7)h = 111h | 0000h | bit 0 Chip Erase supported(1 = Yes, 0 = No) bit 1 Erase Suspend supported(1 = Yes, 0 = No) | No | | |
| (P+8)h = 112h | 0000h | bit 1 Erase Suspend supported(1 = Yes, 0 = No) bit 2 Program Suspend supported(1 = Yes, 0 = No) bit 3 Legacy Lock/Unlock supported(1 = Yes, 0 = No) bit 4 Queued Erase supported(1 = Yes, 0 = No) bit 5 Instant individual block locking supported(1 = Yes, 0 = No) bit 6 Protection bits supported(1 = Yes, 0 = No) bit 7 Page mode read supported(1 = Yes, 0 = No) bit 8 Synchronous read supported(1 = Yes, 0 = No) bit 9 Simultaneous operation supported(1 = Yes, 0 = No) bit 10 to 31 Reserved; undefined bits are '0'. If bit 31 is '1' then another 31 bit field of optional features follows at the end of the bit-30 field. | Yes Yes No Yes Yes Yes Yes | | |
| (P+9)h = 113h | 0001h | Supported Functions after Suspend Read Array, Read Status Register and CFI Query bit 0 Program supported after Erase Suspend (1 = Yes, 0 = No) bit 7 to 1 Reserved: undefined bits are '0' | | | |
| (P+A)h = 114h | 0003h | Block Protect Status | | | |
| (P+B)h = 115h | 0000h | Defines which bits in the Block Status Register section of the Query are implemented. | | | |
| | | bit 0 Block protect Status Register Lock/Unlock bit active (1 = Yes, 0 = No) bit 1 Block Lock Status Register Lock-Down bit active (1 = Yes, 0 = No) bit 15 to 2 Reserved for future use; undefined bits are '0' | Yes Yes | | |
| (P+C)h = 116h 0018h V _{DD} Logic Supply Optimum Program/Erase voltage (highest perf bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV | | | 1.8V | | |
| (P+D)h = 117h | 0090h | V _{PP} Supply Optimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV | 9V | | |

Table 40. Primary Algorithm-Specific Extended Query Table

| Offset | Data | Description | Value | | | |
|-----------------|-------|--|---------|--|--|--|
| (P+E)h = 118h | 0002h | Number of protection register fields in JEDEC ID space. 0000h indicates that 256 fields are available. | 2 | | | |
| (P+F)h = 119h | 0080h | Protection Field 1: Protection Description | 80h | | | |
| (P+10)h = 11Ah | 0000h | Bits 0-7 Lower byte of protection register address Bits 8-15 Upper byte of protection register address | 00h | | | |
| (P+ 11)h = 11Bh | 0003h | Bits 16-23 2 ⁿ bytes in factory pre-programmed region | 8 Bytes | | | |
| (P+12)h = 11Ch | 0003h | Bits 24-31 2 ⁿ bytes in user programmable region | | | | |
| (P+13)h = 11Dh | 0089h | Protection Register 2: Protection Description | | | | |
| (P+14)h = 11Eh | 0000h | Bits 0-31 protection register address Bits 32-39 n number of factory programmed regions (lower byte) | | | | |
| (P+15)h = 11Fh | 0000h | Bits 40-47 n number of factory programmed regions (upper byte) | | | | |
| (P+16)h = 120h | 0000h | Bits 48-55 2ⁿ bytes in factory programmable region Bits 56-63 n number of user programmable regions (lower byte) | 00h | | | |
| (P+17)h = 121h | 0000h | Bits 64-71 n number of user programmable regions (upper byte) Bits 72-79 2 ⁿ bytes in user programmable region | 0 | | | |
| (P+18)h = 122h | 0000h | - Dits 72-79 2" bytes in user programmable region | 0 | | | |
| (P+19)h = 123h | 0000h | | | | | |
| (P+1A)h = 124h | 0010h | | | | | |
| (P+1B)h = 125h | 0000h | | | | | |
| (P+1C)h = 126h | 0004h | | 16 | | | |

Table 41. Protection Register Information



| Offset | Data | Description | Value | | |
|----------------|-------|---|-------|--|--|
| (P+1D)h = 127h | 0004h | Page-mode read capability bits 0-7 'n' such that 2 ⁿ HEX value represents the number of read-page bytes. See offset 0028h for device word width to determine page-mode data output width. | | | |
| (P+1E)h = 128h | 0004h | Number of synchronous mode read configuration fields that follow. | 4 | | |
| (P+1F)h = 129h | 0001h | Synchronous mode read capability configuration 1 bit 3-7 Reserved bit 0-2 'n' such that 2 ⁿ⁺¹ HEX value represents the maximum number of continuous synchronous reads when the device is configured for its maximum word width. A value of 07h indicates that the device is capable of continuous linear bursts that will output data until the internal burst counter reaches the end of the device's burstable address space. This field's 3-bit value can be written directly to the read configuration register bit 0-2 if the device is configured for its maximum word width. See offset 0028h for word width to determine the burst data output width. | | | |
| (P+20)h = 12Ah | 0002h | Synchronous mode read capability configuration 2 | | | |
| (P-21)h = 12Bh | 0003h | Synchronous mode read capability configuration 3 | | | |
| (P+22)h = 12Ch | 0007h | Synchronous mode read capability configuration 4 | Cont. | | |

Table 42. Burst Read Information

Table 43. Bank and Erase Block Region Information

| | Flash memory (top) | | top) Flash memory (bottom) | | Description |
|---|--------------------|------|----------------------------|------|--|
| ſ | Offset | Data | Offset | Data | Description |
| | (P+23)h = 12Dh | 02h | (P+23)h = 12Dh | 02h | Number of Bank Regions within the device |

Note: 1. The variable P is a pointer which is defined at CFI offset 015h. 2. Bank Regions. There are two Bank Regions, see Tables 30, 31, 32, 33, 34 and 35 in APPENDIX A.

| Flash memory | y (top) | Flash memory (b | pottom) | |
|----------------|---------|-----------------|---------|---|
| Offset | Data | Offset | Data | Description |
| (P+24)h = 12Eh | 0Fh | (P+24)h = 12Eh | 01h | Number of identical banks within Bank Region 1 |
| (P+25)h = 12Fh | 00h | (P+25)h = 12Fh | 00h | |
| (P+26)h = 130h | 11h | (P+26)h = 130h | 11h | Number of program or erase operations allowed in Bank Region 1: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations |
| (P+27)h = 131h | 00h | (P+27)h = 131h | 00h | Number of program or erase operations allowed in other banks while a bank in same region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations |
| (P+28)h = 132h | 00h | (P+28)h = 132h | 00h | Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations |
| (P+29)h = 133h | 01h | (P+29)h = 133h | 02h | Types of erase block regions in Bank Region 1 n = number of erase block regions with contiguous same-size erase blocks. Symmetrically blocked banks have one blocking region ⁽²⁾ . |
| (P+2A)h = 134h | 0Fh | (P+2A)h = 134h | 03h | |
| (P+2B)h = 135h | 00h | (P+2B)h = 135h | 00h | Bank Region 1 Erase Block Type 1 Information Bits 0-15: n+1 = number of identical-sized erase blocks in each |
| (P+2C)h = 136h | 00h | (P+2C)h = 136h | 80h | bank Bits 16-31: n×256 = number of bytes in erase block region |
| (P+2D)h = 137h | 02h | (P+2D)h = 137h | 00h | |
| (P+2E)h = 138h | 64h | (P+2E)h = 138h | 64h | Bank Region 1 (Erase Block Type 1) |
| (P+2F)h = 139h | 00h | (P+2F)h = 139h | 00h | Minimum block erase cycles × 1000 |
| (P+30)h = 13Ah | 02h | (P+30)h = 13Ah | 02h | Bank Region 1 (Erase Block Type 1): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved |
| (P+31)h = 13Bh | 03h | (P+31)h = 13Bh | 03h | Bank Region 1 (Erase Block Type 1): Page mode and Synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved |
| | | (P+32)h = 13Ch | 0Eh | Denk Degion 4 Frees Block Time Chaferrantian |
| | | (P+33)h = 13Dh | 00h | Bank Region 1 Erase Block Type 2 Information Bits 0-15: n+1 = number of identical-sized erase blocks in each |
| | | (P+34)h = 13Eh | 00h | bank |
| | | (P+35)h = 13Fh | 02h | Bits 16-31: n×256 = number of bytes in erase block region |
| | | (P+36)h = 140h | 64h | Bank Region 1 (Erase Block Type 2) |
| | | (P+37)h = 141h | 00h | Minimum block erase cycles × 1000 |

Table 44. Bank and Erase Block Region 1 Information



| Flash memor | Flash memory (top) | | oottom) | Description |
|-------------|--------------------|----------------|---------|---|
| Offset | Data | Offset | Data | Description |
| | | (P+38)h = 142h | 02h | Bank Regions 1 (Erase Block Type 2): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved |
| | | (P+39)h = 143h | 03h | Bank Region 1 (Erase Block Type 2): Page mode and Synchronous mode capabilities Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved |

Note: 1. The variable P is a pointer which is defined at CFI offset 015h.
2. Bank Regions. There are two Bank Regions, see Tables 30, 31, 32, 33, 34 and 35 in APPENDIX A.


| Flash memory | Flash memory (top) | | bottom) | Description |
|----------------|--------------------|----------------|---------|--|
| Offset | Data | Offset | Data | Description |
| (P+32)h = 13Ch | 01h | (P+3A)h = 144h | 0Fh | Number of identical banks within bank region 2 |
| (P+33)h = 13Dh | 00h | (P+3B)h = 145h | 00h | Number of identical banks within bank region 2 |
| (P+34)h = 13Eh | 11h | (P+3C)h = 146h | 11h | Number of program or erase operations allowed in Bank Region 2: Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations |
| (P+35)h = 13Fh | 00h | (P+3D)h = 147h | 00h | Number of program or erase operations allowed in other banks while a bank in this region is programming Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations |
| (P+36)h = 140h | 00h | (P+3E)h = 148h | 00h | Number of program or erase operations allowed in other banks while a bank in this region is erasing Bits 0-3: Number of simultaneous program operations Bits 4-7: Number of simultaneous erase operations |
| (P+37)h = 141h | 02h | (P+3F)h = 149h | 01h | Types of erase block regions in Bank Region 2 n = number of erase block regions with contiguous same-size erase blocks. Symmetrically blocked banks have one blocking region. ⁽²⁾ |
| (P+38)h = 142h | 0Eh | (P+40)h = 14Ah | 0Fh | |
| (P+39)h = 143h | 00h | (P+41)h = 14Bh | 00h | Bank Region 2 Erase Block Type 1 Information Bits 0-15: n+1 = number of identical-sized erase blocks in |
| (P+3A)h = 144h | 00h | (P+42)h = 14Ch | 00h | each bank Bits 16-31: n×256 = number of bytes in erase block region |
| (P+3B)h = 145h | 02h | (P+43)h = 14Dh | 02h | |
| (P+3C)h = 146h | 64h | (P+44)h = 14Eh | 64h | Bank Region 2 (Erase Block Type 1) |
| (P+3D)h = 147h | 00h | (P+45)h = 14Fh | 00h | Minimum block erase cycles × 1000 |
| (P+3E)h = 148h | 02h | (P+46)h = 150h | 02h | Bank Region 2 (Erase Block Type 1): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved |


| Flash memory | Flash memory (top) | | bottom) | Description |
|----------------|--------------------|----------------|---------|--|
| Offset | Data | Offset | Data | Description |
| (P+3F)h = 149h | 03h | (P+47)h = 151h | 03h | Bank Region 2 (Erase Block Type 1):Page mode and Synchronous mode capabilities (defined in Table 42.) Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved |
| (P+40)h = 14Ah | 03h | | | |
| (P+41)h = 14Bh | 00h | | | Bank Region 2 Erase Block Type 2 Information Bits 0-15: n+1 = number of identical-sized erase blocks in |
| (P+42)h = 14Ch | 80h | | | each bank Bits 16-31: n×256 = number of bytes in erase block region |
| (P+43)h = 14Dh | 00h | | | |
| (P+44)h =14Eh | 64h | | | Bank Region 2 (Erase Block Type 2) |
| (P+45)h = 14Fh | 00h | | | Minimum block erase cycles × 1000 |
| (P+46)h = 150h | 02h | | | Bank Region 2 (Erase Block Type 2): Blts per cell, internal ECC Bits 0-3: bits per cell in erase region Bit 4: reserved for "internal ECC used" Blts 5-7: reserved |
| (P+47)h = 151h | 03h | | | Bank Region 2 (Erase Block Type 2): Page mode and Synchronous mode capabilities (defined in Table 42.) Bit 0: Page-mode reads permitted Bit 1: Synchronous reads permitted Bit 2: Synchronous writes permitted Bits 3-7: reserved |
| (P+48)h = 152h | | (P+48)h = 152h | | Feature Space definitions |
| (P+49)h = 153h | | (P+43)h = 153h | | Reserved |

Note:1. The variable P is a pointer which is defined at CFI offset 015h.2. Bank Regions. There are two Bank Regions, see Tables 30, 31, 32, 33, 34 and 35 in APPENDIX A.



APPENDIX C. FLOWCHARTS AND PSEUDO CODES





Note: 1. Status check of SR1 (Protected Block), SR3 (VPP Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

3. Any address within the bank can equally be used.

<u>لرکم</u>




Figure 21. Buffer Program Flowchart and Pseudo Code

Note: 1. n + 1 is the number of data being programmed.

2. Next Program data is an element belonging to buffer_Program[].data; Next Program address is an element belonging to buffer_Program[].address

3. Routine for Error Check by reading SR3, SR4 and SR1.







Figure 22. Program Suspend & Resume Flowchart and Pseudo Code

Note: The Read Status Register command (Write 70h) can be issued just before or just after the Program Resume command.

<u>لرکا</u>



57



Note: 1. If an error is found, the Status Register must be cleared before further Program/Erase operations. 2. Any address within the bank can equally be used.




Figure 24. Erase Suspend & Resume Flowchart and Pseudo Code

Note: The Read Status Register command (Write 70h) can be issued just before or just after the Erase Resume command.




Figure 25. Locking Operations Flowchart and Pseudo Code

Note: 1. Any address within the bank can equally be used.




Figure 26. Protection Register Program Flowchart and Pseudo Code

Note: 1. Status check of SR1 (Protected Block), SR3 (V_{PP} Invalid) and SR4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

3. Any address within the bank can equally be used.




Figure 27. Buffer Enhanced Factory Program Flowchart and Pseudo Code

76/83

APPENDIX D. COMMAND INTERFACE STATE TABLES

| Current CI State | | Command Input | | | | | | | | | | | | |
|--------------------------------|------------------|---|---------------------------------------|--|--|------------------------|--|---|-------------------------------------|--|---|--|--|--|
| | | Read Array ⁽²⁾ (FFh) | Program Setup (3,4) (10/40h) | Buffer Program ^(3,4) (E8h) | Block Erase, Setup (3,4) (20h) | BEFP Setup (80h) | Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm (3,4) (D0h) | Buffer Program, Program/ Erase Suspend (B0h) | Read Status Register (70h) | Clear status Register ⁽⁵⁾ (50h) | Read Electronic Signature, Read CFI Query (90h, 98h) | | | |
| Re | ady | Ready Program Setup Setup Setup | | | | | | Ready | | | | | | |
| Lock/C | R Setup | | Rea | dy (Lock E | rror) | | Ready (unlock block) | | Ready (Lo | ock Error) | | | | |
| ОТР | Setup | | | | | | OTP Busy | | | | | | | |
| • | Busy | | | | | | • | | | | | | | |
| | Setup | | | | | P | rogram Busy | | i | | | | | |
| Program | Busy | | | 9 | ram Busy | | - | Program Suspend | ogram Program Busy | | | | | |
| | Suspend | Program Suspend Program Busy Program Suspend | | | | | | | | | | | | |
| | Setup | Buffer Program Load 1 (give word count load (N-1)); | | | | | | | | | | | | |
| | Buffer Load 1 | if N=0 go to Buffer Program Confirm. Else (N not =0) go to Buffer Program Load 2 (data load) | | | | | | | | | | | | |
| | Buffer | Buffer Program Confirm when count =0; Else Buffer Program Load 2 | | | | | | | | | | | | |
| Buffer | Load 2 | (note: Buffer Program will fail at this point if any block address is different from the first address) | | | | | | | | | | | | |
| Program | Confirm | | R | eady (erro | r) | | Buffer Program Busy | Ready (error) | | | | | | |
| | Busy | | | Buffer F | Program Bu | isy | | Buffer Program Buffer Program Busy Suspend | | | n Busy | | | |
| | Suspend | | Buffer | Program Si | uspend | | Buffer Program Busy | В | iffer Progra | am Suspen | d | | | |
| | Setup | | R | leady (erro | r) | | Erase Busy | | Ready (error) | | | | | |
| | Busy | Erase Busy Erase Suspend Erase Busy | | | | | | | Erase Bus | sy. | | | | |
| Erase | Suspend | Erase Suspend Regram in Erase Suspend Suspend Erase Suspend Erase Busy Erase Suspend | | | | | | uspend | | | | | | |
| | Setup | Program Busy in Erase Suspend | | | | | | | | | | | | |
| Program in Erase Suspend | Busy | | Pro | ogram Busy | / in Erase \$ | Suspend | | Program Suspend in Erase Suspend | Program E | Busy in Era | se Suspend | | | |
| Suspend | Suspend | Pi | rogram Sus | spend in Er | ase Suspe | nd | Program Busy in Erase Suspend | Program | Suspend | in Erase S | uspend | | | |

Table 46. Command Interface States - Modify Table, Next State

A7/

| | | | | | | 60 | mmand Input | | | | |
|-------------------------------|---------------------|---|---|--|--|------------------------|--|---|-------------------------------------|--|---|
| Current CI State | | Read Array ⁽²⁾ (FFh) | Program Setup (3,4) (10/40h) | Buffer Program ^(3,4) (E8h) | Block Erase, Setup (3,4) (20h) | BEFP Setup (80h) | Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm (3,4) (D0h) | Buffer Program, Program/ Erase Suspend (B0h) | Read Status Register (70h) | Clear status Register ⁽⁵⁾ (50h) | Read Electronic Signature, Read CFI Query (90h, 98h) |
| | Setup | Buffer Pro | uffer Program Load 1 in Erase Suspend (give word count load (N-1)); if N=0 go to Buffer Program confirm. Else (N not =0) go to Buffer Program Load 2 | | | | | | | | |
| | Buffer Load 1 | | | | Buffer Proo | gram Load | 2 in Erase Susp | end (data load | d) | | |
| | Buffer Load 2 | Buffer F | | | | | ount =0; Else Buf ny block address | | | | end (note: |
| Buffer Program in Erase | Confirm | | R | leady (erro | r) | | Buffer Program Busy in Erase Suspend | Ready (error) | | | |
| Suspend | Busy | Buffer Program Busy in Erase Suspend Buffer Program Busy in Erase Suspend in Erase Suspend in Erase Suspend | | | | | | | | | |
| | Suspend | Buffer Program Suspend in Erase Suspend Busy in Erase Buffer Program Suspend in Erase Suspend | | | | | | | e Suspend | | |
| | CR Setup Suspend | | Erase Suspend (Lock Error) | | | | | Erase Suspend (Lock Error) | | | |
| Buffer | Setup | Ready (error) BEFP Busy Ready (error) | | | | | | | | | |
| EFP | Busy | | | | | В | EFP Busy ⁽⁶⁾ | | | | |

Note: 1. CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller.

2. At Power-Up, all banks are in Read Array mode. Issuing a Read Array command to a busy bank, results in undetermined data output. 3. The two cycle command should be issued to the same bank address.

4. If the P/E.C. is active, both cycles are ignored.

5. The Clear Status Register command clears the Status Register error bits except when the P/E.C. is busy or suspended.

6. BEFP is allowed only when Status Register bit SR0 is set to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data.

| Table 47. Command in | | | | | | mmand Inp | | | | |
|--|--|---------------------------------------|----------------------------|--|------------------------|--|---------------------------------------|-------------------------------------|--------------------------------------|---|
| Current CI State | Read Array ⁽³⁾ (FFh) | Program Setup (4.5) (10/40h) | Buffer Program (E8h) | Block Erase, Setup (4.5) (20h) | BEFP Setup (80h) | Erase Confirm P/E Resume, Block Unlock confirm, BEFP Confirm (4,5) (D0h) | Program/ Erase Suspend (B0h) | Read Status Register (70h) | Clear status Register (50h) | Read Electronic signature, Read CFI Query (90h, 98h) |
| Program Setup | | | | | | . , | | | | |
| Erase Setup | | | | | | | | | | |
| OTP Setup | | | | | | | | | | |
| Program in Erase Suspend | | | | | | | | | | |
| BEFP Setup | | | | | | | | | | |
| BEFP Busy | | | | | | | | | | |
| Buffer Program Setup | | | | | | | | | | |
| Buffer Program Load 1 | | | | | | | | | | |
| Buffer Program Load 2 | | | | | | | | | | |
| Buffer Program Confirm | | | | | - | | | | | |
| Buffer Program Setup in Erase Suspend | | | | | St | atus Registe | er | | | |
| Buffer Program Load 1 in Erase Suspend | | | | | | | | | | |
| Buffer Program Load 2 in Erase Suspend | | | | | | | | | | |
| Buffer Program Confirm in | | | | | | | | | | |
| Erase Suspend | | | | | | | | | | |
| Lock/CR Setup | | | | | | | | | | |
| Lock/CR Setup in Erase Suspend | | | | | | | | | | |
| OTP Busy | | | | | | | | | | Status Register |
| Ready | | | | | | | | | | rtogister |
| Program Busy | | | | | | | | | | |
| Erase Busy | | | | | | | | | | |
| Buffer Program Busy | | | | | | | | | | |
| Program/Erase Suspend | | | | | | | | | | |
| Buffer Program Suspend | Array | | Status R | odistor | | Output Ur | ochanged | Status | Output | Flootrania |
| Program Busy in Erase | лпау | | Sialus R | cyisici | | | lonanyeu | Register | Unchanged | Electronic Signature/ |
| Suspend | | | | | | | | | | CFI |
| Buffer Program Busy in Erase Suspend | | | | | | | | | | |
| Program Suspend in Erase Suspend | | | | | | | | | | |
| Buffer Program Suspend in Erase Suspend | | | | | | | | | | |

Table 47. Command Interface States - Modify Table, Next Output

Note: 1. The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank output state.

2. CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller.

3. At Power-Up, all banks are in Read Array mode. Issuing a Read Array command to a busy bank, results in undetermined data output.

4. The two cycle command should be issued to the same bank address.

5. If the P/E.C. is active, both cycles are ignored.

| 1 | | | | | Comma | nd Input | | | | | |
|--|------------------|--|---|--------------------------------|--|----------------------------|---|---------------------------|-------------------------------|--|--|
| Current C | CI State | Lock/CR Setup ⁽²⁾ (60h) | OTP Setup (2) (C0h) | Block Lock Confirm (01h) | Block Lock-Down Confirm (2Fh) | Set CR Confirm (03h) | Block Address (WA0) ⁽³⁾ (XXXXh) | lllegal Command (5) | WSM Operation Completed | | |
| Read | dy | Lock/CR Setup | OTP Setup Ready | | | | | | | | |
| Lock/CR | Setup | Ready (L | ock error) | | Ready | | Ready (L | .ock error) | N/A | | |
| ОТР | Setup | | | • | OTP Busy | | • | | N/A | | |
| 011 | Busy | | O'n Dusy | | | | | | | | |
| | Setup | | Program Busy | | | | | | | | |
| Program | Busy | | | | Program Busy | | | | Ready | | |
| | Suspend | | | Pi | ogram Susper | nd | | | N/A | | |
| | Setup | | Buffe | er Program Loa | ad 1 (give word | l count load (N | J-1)); | | N/A | | |
| | Buffer Load 1 | | Buffe | r Program Loa | ıd 2 ⁽⁶⁾ | | Exit | see note ⁽⁶⁾ | N/A | | |
| Buffer Program | Buffer Load 2 | Buffer Progra | Buffer Program Confirm when count =0; Else Buffer Program Load 2 (note: Buffer Program will fail at this point if any block address is different from the first address) | | | | | | | | |
| | Confirm | | Ready (error) | | | | | | | | |
| | Busy | Buffer Program Busy | | | | | | | | | |
| | Suspend | | Buffer Program Suspend | | | | | | | | |
| | Setup | Ready (error) | | | | | | | | | |
| F | Busy | Erase Busy | | | | | | | | | |
| Erase | Suspend | Lock/CR Setup in Erase Suspend | | | | | | | N/A | | |
| | Setup | Program Busy in Erase Suspend | | | | | | | N/A | | |
| Program in Erase Suspend | Busy | Program Busy in Erase Suspend | | | | | | | Erase Suspend | | |
| | Suspend | Program Suspend in Erase Suspend | | | | | | | | | |
| | Setup | Buffer Program Load 1 in Erase Suspend (give word count load (N-1)) | | | | | | | | | |
| - | Buffer Load 1 | Buffer Program Load 2 in Erase Suspend ⁽⁷⁾ Exit see note ⁽⁷⁾ | | | | | | | | | |
| Buffer Program in Erase Suspend | Buffer Load 2 | Buffer Program Confirm in Erase Suspend when count =0; Else Buffer Program Load 2 in Erase Suspend (note: Buffer Program will fail at this point if any block address is different from the first address) | | | | | | | | | |
| ouspenu - | Confirm | Ready (error) | | | | | | | | | |
| F | Busy | Buffer Program Busy in Erase Suspend | | | | | | | | | |
| | Suspend | Buffer Program Suspend in Erase Suspend | | | | | | | | | |
| Lock/CR in Erase S | | Erase Suspend (Lock error) Erase Suspend (Lock error) Erase Suspend | | | | | | | N/A | | |
| | Setup | | | • | Ready (error) | | * | | N/A | | |
| BEFP | Busy | BEFP Busy ⁽⁴⁾ Exit BEFP Busy ⁽⁴⁾ | | | | | | | N/A | | |

Table 48. Command Interface States - Lock Table, Next State

Note: 1. CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller, WA0 = Address in a block different from first BEFP address.
 If the P/E.C. is active, both cycles are ignored.

3. BEFP Exit when Block Address is different from first Block Address and data are FFFFh.

4. BEFP is allowed only when Status Register bit SR0 is set to '0'. BEFP is busy if Block Address is first BEFP Address. Any other commands are treated as data.

5. Illegal commands are those not defined in the command set.

6. if N=0 go to Buffer Program Confirm. Else (N \neq 0) go to Buffer Program Load 2 (data load).

7. if N=0 go to Buffer Program Confirm in Erase Suspend. Else (N ≠ 0) go to Buffer Program Load 2 in Erase Suspend.



| | | | | Commar | nd Input | | | |
|---|---|--------------------------------------|--------------------------------|--|----------------------------|-------------------------------------|--------------------------------------|-------------------------------|
| Current CI State | Lock/CR Setup ⁽³⁾ (60h) | OTP Setup ⁽³⁾ (C0h) | Block Lock Confirm (01h) | Block Lock-Down Confirm (2Fh) | Set CR Confirm (03h) | BEFP Exit ⁽⁴⁾ (FFFFh) | lllegal Command ⁽⁵⁾ | WSM Operation Completed |
| Program Setup | | • | • | | | | • | |
| Erase Setup | | | | | | | | |
| OTP Setup | | | | | | | | |
| Program in Erase Suspend | | | | | | | | |
| BEFP Setup | | | | | | | | |
| BEFP Busy | | | | | | | | |
| Buffer Program Setup | | | | | | | | |
| Buffer Program Load 1 | | | | | | | | |
| Buffer Program Load 2 | | | | Status Register | | | | |
| Buffer Program Confirm | | | | Status Negister | | | | |
| Buffer Program Setup in Erase Suspend | | | | | | | | |
| Buffer Program Load 1 in Erase Suspend | | | | | | | | |
| Buffer Program Load 2 in Erase Suspend | | | | | | | | |
| Buffer Program Confirm in Erase Suspend | | | | | | | | Output Unchanged |
| Lock/CR Setup | | | | | | I | | |
| Lock/CR Setup in Erase Suspend | Status Register Array Status Register | | | | | | | |
| OTP Busy | | | | | | | | |
| Ready | | | | | | | | |
| Program Busy | | | | | | | | |
| Erase Busy | | | | | | | | |
| Buffer Program Busy | | | | | | | | |
| Program/Erase Suspend | | | | | | | | |
| Buffer Program Suspend | Status Register Output Unchanged Array Output Unchanged | | | | | | | |
| Program Busy in Erase Suspend | 2 | | | | | | | |
| Buffer Program in Erase Suspend Busy | | | | | | | | |
| Program Suspend in Erase Suspend | | | | | | | | |
| Buffer Program Suspend in Erase Suspend | | | | | | | | |

Table 49. Command Interface States - Lock Table, Next Output

Note: 1. The output state shows the type of data that appears at the outputs if the bank address is the same as the command address. A bank can be placed in Read Array, Read Status Register, Read Electronic Signature or Read CFI mode, depending on the command issued. Each bank remains in its last output state until a new command is issued to that bank. The next state does not depend on the bank's output state.

2. CI = Command Interface, CR = Configuration Register, BEFP = Buffer Enhanced Factory Program, P/E. C. = Program/Erase Controller, WA0 = Address in a block different from first BEFP address.

3. If the P/E.C. is active, both cycles are ignored.

4. BEFP Exit when Block Address is different from first Block Address and data are FFFFh.

5. Illegal commands are those not defined in the command set.

REVISION HISTORY

Table 50. Document Revision History

| Date | Version | Revision Details |
|-------------|---------|--|
| 24-Nov-2003 | 0.1 | First Issue. |
| 27-Apr-2004 | 0.2 | 70ns speed class added, maximum operating frequency increased to 66MHz. Dual operation limitations added (Table 15.). Read CFI Query Command clarified. Write to Buffer and Program command renamed Buffer Program. Ambient temperature conditions modified during Buffer Enhanced Factory Program operations. Notes to Table 17., Program/Erase Times and Endurance Cycles modified. I _{DD1} (for f=54MHz), I _{DD2} , I _{DD3} and I _{DD4} , I _{DD6} and I _{DD7} parameters modified and I _{DD1} (for f=66MHz) added in Table 21., DC Characteristics - Currents. Package specifications updated in Table 28., TFBGA88 8x10mm - 8x10 ball array, 0.8mm pitch, Package Mechanical Data. APPENDIX A., BLOCK ADDRESS TABLES updated. Data and/or values modified at address offsets 027h, 02Dh, 02Fh, 021h and 033h in Table 39., Device Geometry Definition. Note 2 to Tables 43, 44 and 45 clarified. Small text changes. |
| 21-Oct-2004 | 0.3 | Lead-free packages are compliant with the ST ECOPACK specification. Table 11., Configuration Register modified. AC waveforms simplified. Table 48., Command Interface States - Lock Table, Next State modified. APPENDIX C., FLOWCHARTS AND PSEUDO CODES revised. 70ns speed class removed, operating frequency 66MHz removed. Daisy chain information removed. |
| 28-Jan-2005 | 1.0 | V _{PP} is 12V tolerant (V _{PP} max changed in Table 18., Absolute Maximum Ratings). APPENDIX A., BLOCK ADDRESS TABLES and APPENDIX D., COMMAND INTERFACE STATE TABLES revised. Alt symbol to t _{AVWH} and t _{AVEH} removed from Table 25., Write AC Characteristics, Write Enable Controlled and Table 26., Write AC Characteristics, Chip Enable Controlled. |
| 18-May-2005 | 2.0 | Device changed from PRELIMINARY DATA TO full Datasheet. t _{WHQV} AC parameter removed throughout the document. V _{PP} clarified for enabling program and erase operations in V _{PP} Program Supply Voltage, page 11 . Clarification of device behavior when block is protected for all Program commands in the COMMAND INTERFACE section. Wait at Boundary table replaced by X-Latency Bits (CR13-CR11), page 27. Figure 6., X-Latency and Data Output Configuration Example modified. V _{LKO} modified in Table 22., DC Characteristics - Voltages. AC parameter values t _{EHQX} , t _{EHQZ} , t _{GHQX} , t _{GHQZ} and t _{GHTZ} modified in Table 23., Asynchronous Read AC Characteristics. t _{GLTV} modified in Figure 13., Single Synchronous Read AC Waveforms. |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. ECOPACK is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com



This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.