16-Bit Original Microcontroller

F²MC-16LX MB90M405 Series

Built in FL Display Controller Circuit

MB90MF408/M408/M407/MF408A/ MB90M408A/M407A

■ DESCRIPTION

The MB90M405 series is a general-purpose 16-bit microcontroller, developed for applications requiring fluorescent display tube panel control. Each microcontroller is equipped with 60 highly voltage-resistant output pins, needed for fluorescent display control. The command structure inherits the same AT architecture as the F²MC-8L and F²MC-16L, in order to provide enhanced C-language support, improved extended/signed multiplication/division instructions in addressing mode, and enhanced bit processing. In addition, an onboard 32-bit accumulator allows long word processing.

Note: F2MC stands for FUJITSU Flexible MicroController, and is a registered trademark of Fujitsu Limited.


■ FEATURES

- Clock
 - Internal PLL clock multiplication circuit
 - Oscillation clock

1/2 main oscillation clock

1-4x PLL oscillation clock (2.1 MHz to 16.8 MHz at 4.2 MHz oscillation), can be set from machine clock

- Minimum instruction execution time: 59.5 ns (operating at 4.2 MHz oscillation, 4x PLL clock, Vcc = 3 V)
- Oscillation clock can generate 1/16, 1/32, 1/64, and 1/128 external clock outputs.
- Maximum memory space: 16 Mbytes
 - Can also use 24-bit addressing





Command structure optimized for controller applications

- Able to handle following data types: bit, byte, word, and long word
- 23 types of addressing mode
- High code efficiency (compiler)
- Enhanced calculation precision using a 32-bit accumulator
- Enhanced signed multiplication and division instructions and RETI instructions

Command structure supports C language/multitasking

- · Employs system stack pointers
- Instruction set had symmetry and barrel shift instruction functions
- Program patch functions (2-address pointers)
- Improved execution speed
 - 4-byte built-in instruction queue allows instructions to be read ahead of time, speeding up execution.
 - · Interrupt function
 - 8 programmable priority level settings
 - Incorporates powerful 32-factor interrupt function
- Data transfer function
- Extended intelligent I/O service function: allows up to 16 channels to be set
- Low-power consumption modes
 - Sleep mode (CPU operation clock stops)
 - Timebase timer mode (oscillation clock and timebase timer operate)
 - Stop mode (oscillation clock stops)
 - CPU intermittent operation mode (CPU operates intermittently at the specified intervals)
- Package
 - QFP-100 (FPT-100P-M06 : 0.65 mm pin pitch)
- Process
 - CMOS technology
- I/O ports: Maximum 26 (26 ports, also used for internal resources)
- Timebase timer: 1 channel
 Watchdog timer: 1 channel
 16-bit reload timer: 3 channels
 16-bit freerun timers: 1 channel
 - If the count value of the 16-bit freerun timer and compare register setting match, an interrupt request can be output
- Input capture: 2 channels

Output compare: 1 channel

- By detecting a valid edge in a signal input from the external input pin, it is possible to read the 16-bit freerun timer count into the input capture data register, and output an interrupt request.
- Serial I/O : 2 channels
- UART: 2 channels
 - Includes full-duplex double buffer (8 bits length)
 - Can be set to asynchronous transfer or clock-synchronized serial transfer (I/O extended serial)
- DTP/external interrupt (4 channels)
 - Extended intelligent I/O service can be started via external input
 - It is possible to generate an internal hardware interrupt via external input
- Delayed interrupt generation module
 - It is possible to output task switching interrupt requests
- 8/10 bit A/D converter (16 channels)
 - Choice of 8 and 10-bit resolution selectable

(Continued)

• FL-control circuit

- FL driver control enabled (up to 32 digits and up to 59 segments with automatic display control)
 - Any number between 1 and 32 digits can be set
 - Dimmer setting possible
- LED driver control enabled (up to 16 with automatic display control)
 - Up to 16 automatic display control possible at 1/2 duty

• Time clock output circuit

• Can be set to 1/32, 1/64, 1/128, or 1/256 of oscillation clock


■ PRODUCT LINEUP

Davi Nember	MB90MF408*1	MB90M408*1	MB90M407*1	MDOOMVAGE		
Part Number	MB90MF408A*2	MB90M408A*2	MB90M407A*2	MB90MV405		
Classification	Internal flash memory type	Internal mas	sk ROM type	Evaluation		
ROM size	128 K	Cbytes	None onboard			
RAM size	4 Kt	oytes	4 Kbytes	4 Kbytes		
CPU functions	Number of basic instr Minimum instruction of Addressing modes Program patch function Maximum memory sp	execution time	: 351 : 59.5 ns/4.2 MHz (wi : 23 : 2 address pointers : 16 Mbytes	th x4 multiplier)		
Ports	26 (CMOS) I/O ports	(26 ports, also used fo	r resources)			
FL-control circuit	FL and LED driver co	ntrol enabled	43 FL output and 17 Linent dimmer setting po	,		
Serial I/O (UART)	Can also be used as a Also equipped with de	ouble buffer synchronous settings a clock synchronized ext edicated baud rate gen channels also used for	ended I/O serial erator			
16-bit reload timers	16-bit reload timer op Event count function of 3 channels built in	•	oggle or one-shot outp	ut)		
16-bit freerun timer	One 16-bit output con Two 16-bit input captu	nparison channel (for cure channels	clearing freerun timer)			
8/10 bit A/D converter	16 channels (input mu Choice of 8 and 10-bi Conversion time : 5.9	t resolution available	ck operating at 16.8 M	Hz)		
Time clock output circuit	Possible to divide external Programmable division	ernal input clock and o ons : 16/32/64/128	utput externally			
I ² C Bus	One I ² C interface cha	nnel built in				
DTP/external interrupt	4 independent channels (also used with A/D input) Interrupt factors: can be set to "L"→"H" edge/"H"→"L" edge/"L" level/"H" level					
Low-power modes	Sleep mode/timebase timer mode, stop mode, and intermittent CPU mode					
Process	CMOS					
Package	C	FP-100 (0.65 mm pitc	h)	PGA256		
Operating voltage		3.3 V ± 0.3 V (16.8	MHz : 4.2 MHz 4x)			

^{*1 :} All FL-output pins (FIP0 to FIP59) have pull downs

^{*2 :} Some FL-output pins (FIP0 to FIP16) do not have pull downs. The remaining FL-output pins (FIP17 to FIP59) have pull downs.

■ PIN ASSIGNMENTS



■ PIN DESCRIPTIONS

Pin No. QFP-100M06	Pin Name	Circuit Type	State/ Function at Reset	Description
82, 83	X0, X1	А	Oscillating	Oscillation input pin When connected to external clock, please free pin X1
77	RST	В	Reset input	External reset input pin
95 to 100	FIP0 to FIP15			Set when FL driver authorized
85 to 100	LED0 to LED15		Vĸĸ	Set when LED driver authorized
1	FIP16	С	Pull-down	Set when FL driver authorized
'	LED16		output	Set when LED driver authorized
2 to 10 12 to 19	FIP17 to FIP33		(If pull-down resistance	
20 to 22 24 to 41 43 to 47	FIP34 to FIP59	D	is set)	Dedicated FL driver output pin
	P80			I/O port
	IC0			Input capture channel 0 is external trigger input pin
52	INT0			External interrupt input channel 0 is external factor input pin Accepted when bit EN0 set to enabled
	P81			I/O port
	IC1			Input capture channel 1 is external trigger input pin
53	INT1			External interrupt input channel 1 is external factor input pin Accepted when bit EN1 set to enabled
	P82			I/O port
54	SI0	E	Port input (Hi-z)	Serial data input pin for serial I/O channel 0 During input operation by serial I/O channel 0, pin is used continuously, so do not use as a different pin
	P83			I/O port
55	SC0			Serial clock I/O pin for serial I/O channel 0 Effective when serial clock output for serial I/O channel 0 enabled
	P84			I/O port
56	SO0			Serial data output pin for serial I/O channel 0 Effective when serial data output for serial I/O channel 0 enabled
	P85			I/O port
57	SI1			Serial data input pin for serial I/O channel 1 During input operation by serial I/O channel 1, pin is used continuously, so do not use as a different pin

Pin No.	Pin Name	Circuit	State/ Function at	Description		
QFP-100M06		Туре	Reset			
	P86			I/O port		
58	SC1	E		Serial clock I/O pin for serial I/O channel 1 Effective when serial clock output for serial I/O channel 1 enabled		
	P87			I/O port		
59	SO1			Serial data output pin for serial I/O channel 1 Effective when serial data output for serial I/O channel 1 enabled		
	P90			I/O port (however, N-ch open drain)		
60	SDA	G	Port input (Hi-z)	I^2C interface data I/O pin. This function is effective when I^2C interface operation is enabled. While the I^2C interface is operating, set the port to input (DDR9 : bit $8=0)$.		
	SO3			Serial data output pin for serial I/O channel 3 Effective when serial data output for serial I/O channel 3 enabled		
	P91			I/O port (however, N-ch open drain)		
61	SCL	G		I^2C interface clock I/O pin. This function is effective when I^2C interface operation is enabled. While the I^2C interface is operating, set the port to input (DDR9: bit 9 = 0).		
	SC3			Serial clock I/O pin for serial I/O channel 3 Effective when serial clock output for serial I/O channel 3 enabled		
	PA0			I/O port		
64	AN0			Channel 0 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)		
	TMCK			Time clock output pin. Effective when output enabled. Note that this is not effective when analog input enabled via ADER.		
	PA1 to PB2			I/O port		
65 to 74	AN1 to AN10	F	Analog input	Channels 1 to 10 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)		
	PB3]		I/O port		
	AN11			Channel 11 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)		
	SI2			Serial data input pin for serial I/O channel 2 During input operation by serial I/O channel 2, pin is used continuously, so do not use as a different pin		

Pin No.		Cir-	State/			
QFP-100M06	Pin Name	cuit Type	Function at Reset	Description		
	PB4			I/O port		
	AN12			Channel 12 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)		
76	SC2			Serial clock I/O pin for serial I/O channel 2 Effective when serial clock output for serial I/O channel 2 enabled		
	TIN0			External clock input pin of reload timer channel 0 Effective when external clock input enabled (ADER is prioritized)		
	PB5			I/O port		
	AN13	F	Analog input	Channel 13 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)		
78	SO2	·		Serial data output pin for serial I/O channel 2 Effective when serial data output for serial I/O channel 2 enabled		
	ТО0			External event output pin of reload timer channel 0 Effective when external event output enabled (ADER is prioritized)		
	PB6 to PB7			I/O port		
79, 80	AN14 to AN15			Channels 14 and 15 of A/D converter analog input pin Effective when analog input setting enabled (set with ADER)		
7 6, 66	INT2 to INT3			External interrupt input channels 2 and 3 are external factor input pins Accepted when bits EN2 and EN3 set to enabled		
62	AVcc	Н		Vcc power input pin of analog macro		
63	AVss	П	Power input	Vss power input pin of analog macro		
48	Vкк		, , ,	Power pin of pull-down side during high voltage resistant output		
49	MD0			Input pin for specifying operating mode. Connect to Vcc. Additionally, when flash boot program is being used, be sure to switch to Vss.		
50	50 MD1		Mode pins	Input pin for specifying operating mode. Connect to Vcc.		
51	MD2			Input pin for specifying operating mode. Connect to Vss. Additionally, when flash boot program is being used, be sure to switch to Vcc.		
11, 42	Vss-IO			I/O power (0 V : GND) input pin		
23	V _{DD} -FIP		Power input	FIP power (3 V : Vcc) input pin		
81	Vss-CPU	_	i owei iliput	Control circuit power (0 V : GND) input pin		
84	Vcc-CPU			Control circuit power (3 V : Vcc) input pin		

■ I/O CIRCUITS

Туре	Circuit	Remarks
А	X1 Nch Nch Noth Nch Pch Nch Standby control signal	Oscillation circuit Oscillation return resistance = approx. 1 MΩ
В	Rp Do-	Hysteresis input pin Built-in pull-up resistance (Rp)
С	Pch Pout	 P-ch open drain output High voltage resistance port output IoL = -23 mA When used as normal port, connect a diode clamp or the like to prevent voltage VKK from being applied to the pin during "L" level output.
D	Pch Pout RKK VKK	(See "■ HANDLING DEVICES") • P-ch open drain output - High voltage resistance port output loL = -12 mA When used as normal port, connect a diode clamp or the like to prevent voltage VKK from being applied to the pin during "L" level output. (See "■ HANDLING DEVICES")
E	Pch Pout Nch Nout Nout Hysteresis input Standby control	CMOS hysteresis I/O pin CMOS output CMOS hysteresis input (Equipped with function to block input during standby) IoL = 4 mA

Type	Circuit	Remarks
F	Pch Pout Nch Nout The Standby control Analog input	 Analog/CMOS hysteresis I/O pin CMOS output CMOS hysteresis input (Equipped with function to block input during standby) Analog input (When ADER-compatible bit is "1" analog input is enabled) IoL = 4 mA
G	Pch Nout R Hysteresis input Standby control	N-ch open drain output CMOS hysteresis input (Equipped with function to block input during standby) Unlike the CMOS I/O pin, there is no Pch transistor. Therefore, when the device power is shut off, there will be no flow of current to the device power (Vcc-IO/Vcc-CPU), even if external
н	Pch IN	Voltage is applied to the pin. Analog power input protection circuit

■ HANDLING DEVICES

This section contains important information on handling the device, regarding the following:

- Do not exceed maximum rated voltage (to prevent latch-up)
- · Supply voltage stability
- Power-on precautions
- · Treatment of unused pins
- Treatment of A/D converter power supply pin
- · Notes on using external clock
- · Power supply pin
- Sequence for applying power analog input of A/D converter
- Output of high-voltage output pin (circuit types C & D)

• Do not exceed maximum rated voltage (to prevent latch-up)

- With a CMOS IC, if voltage above Vcc or below Vss is applied to an output or input pin other than a medium/ high voltage resistance pin, or if voltage between Vcc and Vss, but exceeding the rated voltage, is applied, a latch-up state could be generated. In the event of a latch-up, the power current will increase drastically, possibly destroying the chip due to overheating. For this reason, make sure not to exceed the maximum rating.
- When applying or shutting off analog power, make sure that the analog power (AVcc) and analog input voltage do not exceed the digital power voltage (Vcc).

· Supply voltage stability

Even within the scope of operational protection for Vcc power voltage, a sudden increase in power voltage could cause the unit to malfunction. For this reason, please stabilize the Vcc power voltage.

The standard for stabilizing voltage is a $V_{\rm CC}$ ripple fluctuation (peak to peak value) of no more than 10% of standard $V_{\rm CC}$ power voltage at commercial power frequencies (50 Hz to 60 Hz), and an excess fluctuation rate of no more than 0.1 V/ms for instantaneous changes when switching power.

Power-on precautions


When turning on the power, ensure that the power voltage (Vcc) power-up time is at least 50 microseconds (0.2 V to 2.7 V), in order to keep the built-in step-down circuit from malfunctioning.

· Treatment of unused pins

Leaving unused input pins free could cause permanent damage due to malfunctions and latch-ups. For this reason, set unused input pins to pull-up or pull-down via resistance of 2 k Ω or more. Additionally, if there are unused I/O pins, either set them to output and leave them free, or set them to input and treat them as input pins.

Notes on using external clock

When using an external clock, please drive pin X1 only, and free pin X1. An example of using an external clock is shown in the figure below:



Power supply pin

- When there are multiple Vcc/Vss, in order to prevent latch-ups and other malfunctions, then from design considerations, although pins of the same potential are connected device-internally, make sure to connect the Vcc and Vss pins to power and grounds, in order to reduce unneeded radiation, and prevent strobe signal malfunctions due to rises in ground level.
- Connect Vcc and Vss to MB90M405 series devices from a current supply source at low impedance.
- Connect an approximately 0.1 μF capacitor as a bypass capacitor between the Vcc and Vss, near the Vcc and Vss pins, in order to combat power-source noise in MB90M405 series devices.

Crystal Oscillation Circuit

- Noise to the X0 and X1 pins can cause MB90M405 series devices to malfunction. Design the printed circuit board so that pins X0 and X1, and the crystal oscillator (or ceramic oscillator) and the capacitor to the ground, are near pins X0 and X1, and not crossing the X0 and X1, or other wiring.
- Stable operation can be expected from PCB artwork that surrounds pins X0 and X1 with grounds.

Sequence for applying power analog input of A/D converter


- Always make sure to apply voltage to the digital power pin (Vcc) before applying voltage to the A/D converter power pin (AVcc) and analog input pins (AN0 to AN15).
- When shutting off the power, shut off digital power (Vcc) after shutting off A/D converter power and analog input.
- If a port pin also used for analog input is used as an input port, make sure that the analog input voltage does not exceed AVcc (there is no problem with simultaneously applying and cutting analog and digital power).

• Pin handling when not using A/D converter

• When not using the A/D converter, connect so that AVcc = Vcc and AVss = Vss.

Output of high-voltage resistance output pin (circuit types C & D)


If using high voltage-resistance output (circuit types C & D) as the ordinary output port, when outputting "L" level, a value of pulldown for V_{KK} pin voltage is output. In this case, the V_{KK} level voltage is applied to the external circuit, so add a diode clamp circuit as shown in the figure below:




Notes on PLL clock mode

If the oscillator is disconnected, or clock input stops, when the PLL clock is selected on the microcontroller, the microcontroller may continue to operate, using the freerun frequency of the PLL-internal self-exciting oscillation circuit. This operation is not guaranteed.

■ BLOCK DIAGRAM



■ MEMORY MAP



Model	Address #1	Address #2	Address #3
MB90M407	FE8000 _H	004000н	001100н
MB90M408	FE0000H	004000н	001100н
MB90MF408	FE0000н	004000н	001100н
MB90MV405	F80000н*	004000н	001100н

^{*:} V products have no built-in ROM. Show the ROM decode area on the tool side.

The purpose of the ROM mirror function is to use a small C compiler model.

The lower 16-bit address of the FF bank is the same as the lower 16-bit address of the 00 bank. However, as the ROM area of the FF bank exceeds 48 Kbytes, a mirror image of all the data in the ROM area cannot be shown in the 00 bank.

When using a small C compiler model, storing a data table in "FF4000 $_{\rm H}$ to FFFFFH" allows a mirror image of the data table to be shown in "004000 $_{\rm H}$ to 00FFFFH". Consequently, it is possible to refer to the data table in the ROM area without declaring a far pointer.

- When setting the ROM mirror function register, a mirror image of the data in the upper side of bank FF ("FF4000H to FFFFFH") can be seen in the upper side of bank 00 ("004000H to 00FFFFH").
- See "■ PERIPHERAL FUNCTIONS 15. ROM Mirror Function Selection Module" for details on setting the ROM mirror function.

■ I/O MAP

Address	Abbreviated Register Name.	Register name	Read/ Write	Resource Name	Initial Value				
000000н to 000007н		Access prohibited							
000008н	PDR8	Port 8 data register	R/W	Port 8	XXXXXXXX				
000009н	PDR9	Port 9 data register	R/W	Port 9	XXXXXXXXB				
00000Ан	PDRA	Port A data register	R/W	Port A	XXXXXXXXB				
00000Вн	PDRB	Port B data register	R/W	Port B	XXXXXXXXB				
00000Сн to 000017н		Access p	prohibited						
000018н	DDR8	Port 8 direction register	R/W	Port 8	0 0 0 0 0 0 0 0 В				
000019н	DDR9	Port 9 direction register	R/W	Port 9	XXXXXX 0 0 _B				
00001Ан	DDRA	Port A direction register	R/W	Port A	0 0 0 0 0 0 0 0 0в				
00001Вн	DDRB	Port B direction register	R/W	Port B	0 0 0 0 0 0 0 0 0в				
00001Сн to 00001Dн		Access prohibited							
00001Ен	ADER0	Analog input enable register 0	R/W	Port A, A/D	11111111				
00001Fн	ADER1	Analog input enable register 1	R/W	Port B, A/D	11111111				
000020н	SMR0	Mode register ch 0	R/W		0 0 0 0 0 X 0 0 _B				
000021н	SCR0	Control register ch 0	R/W		0 0 0 0 0 1 0 Ов				
000000	SIDR0	Input data register ch 0	R	UART ch0	0 0 0 0 0 0 0 0 В				
000022н	SODR0	Output data register ch 0	W		XXXXXXXXB				
000023н	SSR0	Status register ch 0	R/W		0 0 0 0 1 0 0 0в				
000024н	SMR1	Mode register ch 1	R/W		00000Х00в				
000025н	SCR1	Control register ch 1	R/W		00000100в				
000000	SIDR1	Input data register ch 1	R	UART ch1	V000000				
000026н	SIDR2	Output data register ch 1	W		XXXXXXXXB				
000027н	SSR1	Status register ch 1	R/W		00001000в				
000028н	CDCR0	Communication prescaler control register ch 0	R/W	Communication prescaler 0	0 XXX 0 0 0 0 _B				
000029н	CDCR1	Communication prescaler control register ch 1	R/W	Communication prescaler 1	0 XXX 0 0 0 0 _B				

Address	Abbreviated Register Name.	Register name	Read/ Write	Resource Name	Initial Value		
00002Ан	IBSR	I ² C status register	R		0 0 0 0 0 0 0 0 _B		
00002Вн	IBCR	I ² C control register	R/W		00000000		
00002Сн	ICCR	I ² C clock control register	R/W	120 intentana	XX 0 XXXXXB		
00002Dн	IADR	I ² C address register	R/W	- I ² C interface	XXXXXXXX		
00002Ен	IDAR	I ² C data register	R/W		XXXXXXXXB		
00002Fн	ISEL	I ² C port selection register	R/W		XXXXXXX 0 _B		
000030н	ENIR	DTP/external interrupt enable register	R/W		XXXX 0 0 0 0 0E		
000031н	EIRR	DTP/external interrupt factor register	R/W	DTP/external interrupt	XXXXXXXXB		
000032н	ELVR	Request level setting register	R/W	Interrupt	00000000		
000033н		Access prohi	bited	1			
000034н	ADCS0	A/D control status register 0 (low-order)	R/W		0 0 XXXXXXB		
000035н	ADCS1	A/D control status register 1 (high-order)	R/W	A/D converter	XXXXXXXX		
000036н	ADCR0	A/D data register 0(low-order)	R/W		XXXXXXXX		
000037н	ADCR1	A/D data register 1 (high-order)	R/W		0 0 0 0 0 XXXE		
000038н		Access prohi	bited				
000039н	ADMR	A/D conversion channel setting register	R/W	A/D converter	0000000		
00003Ан to 00003Fн		Access prohi	bited				
000040н	TCCS	Timer counter control status register	R/W	16-bit free-run timer	0000000		
000041н		Access prohi	bited				
000042н	TCDT	Timer counter data register	R/W	16-bit free-run timer	00000000		
000043н	TODT	Timer counter data register	IX/ V V	16-bit free-run timer	00000000		
000044н	IPC0	Input capture data register ch 0	R		XXXXXXXXB		
000045н	IFCU	input capture data register cir o	K		XXXXXXXXB		
000046н	IPC1	Input conture data register ch 1	R	Input capture	XXXXXXXXB		
000047н	IPC1	Input capture data register ch 1	ĸ		XXXXXXXX		
000048н	ICS01	Input capture control status register	R/W		00000000		
000049н		Access prohi	bited	•			
00004Ан	OCCDO	Output compare register	D/M		XXXXXXXX		
00004Вн	OCCP0 Output compare register R/W Output compare		XXXXXXXX				
00004Сн	OCS0	OCS0 Output compare control status register R/W XX 0 0 XX					
00004Дн		Reserve	d	•			
00004Eн to 00004Fн		Access prohi	bited		(Continued		

16

Address	Abbreviated Register Name.	Register name	Read/Write	Resource Name	Initial Value			
000050н	TMOODO	The second state of the se	D // //	DAM				
000051н	TMCSR0	Timer control status register ch 0	R/W	16-bit reload	XXXX 0 0 0 0 _B			
000052н	TMR0/	16-bit timer register ch 0 (R)	TMR0 : R	timer ch 0	XXXXXXXXB			
000053н	TMRLR0	16-bit reload register ch 0 (W)	TMRLR0:		XXXXXXXXB			
000054н	TM00D4	Time and the latest and the latest and the	DAM		0000000			
000055н	TMCSR1	Timer control status register ch 1	R/W	16-bit reload	XXXX 0 0 0 0 _B			
000056н	TMR1/	16-bit timer register ch 1 (R)	TMR1 : R	timer ch 1	XXXXXXXXB			
000057н	TMRLR1	16-bit reload register ch 1 (W)	TMRLR1 : W		XXXXXXXXB			
000058н	TMCCDO	Time at a control atativa va sistem shi 2	DAM		0000000			
000059н	TMCSR2	Timer control status register ch 2	R/W	16-bit reload	XXXX 0 0 0 0 _B			
00005Ан	TMR2/	16-bit timer register ch 2 (R)	TMR2 : R	timer ch 2	XXXXXXXX			
00005Вн	TMRLR2	16-bit reload register ch 2 (W)	TMRLR2 : W		XXXXXXXXB			
00005Сн	1							
to 00005Fн		Access prohibited						
000060н	SMCS2	Serial mode control status register ch 2	2 R/W		XXXX 0 0 0 0 _B			
000061н	SIVICOZ	Serial mode control status register ch 2		Serial I/O ch 2	0000010в			
000062н	SDR2	Serial shift data register ch 2	R/W		XXXXXXXXB			
000063н		Access proh	ibited					
000064н	SMCS3	Serial mode control status register ch 3	R/W		XXXX 0 0 0 0 _B			
000065н	SIVICOS	Serial mode control status register cir 3	K/VV	Serial I/O ch 3	0000010в			
000066н	SDR3	Serial shift data register ch 3	R/W		XXXXXXXXB			
000067н		Access proh	ibited					
000068н	FLC1	Display control register 1	W		XXXXXX 0 0 _B			
000069н	FLC2	Display control register 2	W	Fl. sometral sinavit	0 0 0 0 0 0 0 0 0			
00006Ан	FLDG	Digit setting register	W	FL control circuit	00000000			
00006Вн	FLDC	Digit number register W			00000000			
00006Сн	Access prohibited							
00006D	EI OT	Status register/definition register	R	El control circuit	XX 1 XXX 0 0 _B			
00006Dн	FLST	Status register/definition register	W	FL control circuit	0 0 XXXXXXB			
00006Ен	006Eн Access prohibited							
00006Fн	ROMM	ROM mirror function selection register	W	ROM mirror function selection module	XXXXXXX 1 _B			

17

D00077H D00078H FLPDD Port register FIP36 to 43 W FIP44 to 51 W FIP52 to 59 W D00070H TEVEN FIPD1 Port register FIP32 to 59 W FIP52 to 59 W D00070H TEVEN T	Address	Abbreviated Register Name.	Register name		Read/ Write	Resource Name	Initial Value	
D00079H	to	SEGD0 to 7	Segment dimmer setting register		W		XXXXXXXXB	
D0007H	000078н	FLPD0	FIP36 to 43		W	FL control circuit	0 0 0 0 0 0 0 0в	
D00007BH to D0009DH	000079н	FLPD1	Port register	Port register FIP44 to 51			0 0 0 0 0 0 0 0в	
to 00009DH PACSR Program address detection R/W Address match detection function 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00007Ан	FLPD2	FIP52 to 59		W		0 0 0 0 0 0 0 0в	
DOUGNET PACSK Control status register R/W detection function D 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	to	Access prohibited						
DIRR generation/cancel register R/W Delayed Interrupt XXXXXXX Composed CKSCR Clock selection register R/W Low-power Control circuit 1111110 111110 CKSCR Clock selection register R/W Control circuit 1111110 CKSCR Clock selection register R/W Control circuit CKSCR Clock selection register R/W CKSCR Clock selection register CKSCR Clock selection register R/W CKSCR CKSCR Clock selection register CKSCR CKSCR CKSCR Clock selection register CKSCR	00009Ен	PACSR	_	ion	R/W		0 0 0 0 0 0 0 0в	
O000A1H	00009Fн	DIRR		er	R/W	Delayed interrupt	XXXXXXX 0 _B	
Access prohibited Access prohibited	0000А0н	LPMCR	Low-power mode control	l register	R/W	Low-power	00011000в	
10	0000А1н	CKSCR	Clock selection register		R/W	control circuit	1 1 1 1 1 1 0 Ов	
0000A9H TBTC Timebase timer control register R/W Timebase timer 1 XX 0 0 1 0 0000AAH to 0000AD Access prohibited 0000AEH FMCS Flash memory control status register R/W 1 Mbit flash memory 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	to		Access prohibited					
Access prohibited Access prohibited	0000А8н	WDTC	Watchdog timer control register		R/W	Watchdog timer	XXXXX 1 1 1 _B	
to 0000AD Access prohibited 0000AEH FMCS Flash memory control status register R/W 1 Mbit flash memory 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000А9н	TBTC	Timebase timer control r	R/W	Timebase timer	1 ХХ 0 0 1 0 Ов		
Status register R/W Timble Hash Memory 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	to			Access prohi	bited			
Time clock output control register R/W for time clock XXXXX 0 0 0 0 0 0 0 1 1	0000АЕн	FMCS	-		R/W	1 Mbit flash memory	0 0 0 0 0 0 0 0 0в	
ICR00 ICR00 Interrupt control register 00 (for reading) R, R/W	0000АFн	TMCS	Time clock output contro	l register	R/W		XXXXX 0 0 0 _B	
Interrupt control register 00 (for reading) R, R/W 10000B1H ICR01 Interrupt control register 01 (for writing) W, R/W Interrupt control register 01 (for reading) R, R/W 10000B2H ICR02 Interrupt control register 02 (for writing) W, R/W Interrupt control register 02 (for reading) R, R/W Interrupt control register 03 (for writing) W, R/W Interrupt control register 03 (for reading) R, R/W Interrupt control register 03 (for writing) W, R/W Interrupt control register 04 (for writing) W, R/W Interrupt control register 04 (for writing) R, R/W Interrupt control register 04 (for writing) R, R/W Interrupt control register 05 (for writing) R, R/W	0000B0	ICDOO	Interrupt control register	00 (for writing)	W, R/W		00000111в	
ICR01 Interrupt control register 01 (for reading) R, R/W XX 0 0 0 1 1 0000B2H ICR02 Interrupt control register 02 (for writing) W, R/W Interrupt control register 02 (for reading) R, R/W Interrupt control register 03 (for writing) W, R/W Interrupt control register 03 (for reading) R, R/W XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1 XX 0 0 0 1 1	ООООВОН	ICKUU	Interrupt control register (00 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в	
Interrupt control register 01 (for reading) R, R/W Interrupt control register 02 (for writing) W, R/W Interrupt control register 02 (for reading) R, R/W Interrupt control register 02 (for reading) R, R/W Interrupt control register 03 (for writing) W, R/W Interrupt control register 03 (for reading) R, R/W Interrupt control register 03 (for writing) W, R/W Interrupt control register 04 (for writing) W, R/W Interrupt control register 04 (for writing) R, R/W Interrupt control register 04 (for writing) R, R/W Interrupt control register 05 (for writing) W, R/W Interrupt control register 05 (for writing) R, R/W Interrupt control register 05 (for writing) R, R/W	0000B4	ICD04	Interrupt control register	01 (for writing)	W, R/W		00000111в	
0000B2HICR02Interrupt control register 02 (for reading)R, R/W0000B3HICR03Interrupt control register 03 (for writing)W, R/W0000B4HICR04Interrupt control register 03 (for reading)R, R/WInterrupt control register 04 (for writing)W, R/WInterrupt control register 04 (for reading)R, R/WInterrupt control register 04 (for writing)R, R/WInterrupt control register 05 (for writing)W, R/W	ООООБІН	ICKUI	Interrupt control register (Interrupt control register 01 (for reading)			ХХ 0 0 0 1 1 1в	
Interrupt control register 02 (for reading) R, R/W O000B3H ICR03 Interrupt control register 03 (for writing) W, R/W Interrupt control register 03 (for reading) R, R/W Interrupt control register 03 (for reading) R, R/W Interrupt control register 04 (for writing) W, R/W Interrupt control register 04 (for reading) R, R/W Interrupt control register 04 (for writing) W, R/W Interrupt control register 05 (for writing) W, R/W Interrupt control register 05 (for writing) W, R/W	000000	ICDOO	Interrupt control register	02 (for writing)	W, R/W		00000111в	
Interrupt control register 03 (for writing) W, R/W 0000B3H Interrupt control register 03 (for reading) R, R/W 0000B4H ICR04 Interrupt control register 04 (for writing) W, R/W 0000B5H ICR05 Interrupt control register 05 (for writing) W, R/W	0000В2н	ICR02	Interrupt control register 02 (for re		R, R/W		ХХ 0 0 0 1 1 1в	
Interrupt control register 03 (for reading) R, R/W XX 0 0 0 1 1	000000	IODOO	Interrupt control register	03 (for writing)	W, R/W	Interrupt	00000111в	
O000B4H ICR04 Interrupt control register 04 (for reading) R, R/W XX 0 0 0 1 1 O000B5H ICR05 Interrupt control register 05 (for writing) W, R/W	UUUUB3H	ICK03	Interrupt control register 03 (for reading)		R, R/W	1	ХХ 0 0 0 1 1 1в	
Interrupt control register 04 (for reading) R, R/W Interrupt control register 05 (for writing) W, R/W ICR05 ICR05 INTERRUPT CONTROL REGISTER 05 (for writing) W, R/W	0000001	10004	Interrupt control register	04 (for writing)	W, R/W		00000111в	
10000B5H ICR05	0000B4H	ICKU4	<u> </u>		R, R/W		ХХ 0 0 0 1 1 1в	
CUNUI HCQUUUUI	000005	ICDOF	, , , , ,		W, R/W		00000111в	
Interrupt control register 05 (for reading) R, R/W XX 0 0 0 1 1	UUUUB5H	ICKU5	Interrupt control register (05 (for reading)	R, R/W		XX 0 0 0 1 1 1 _B	

18

Address	Abbreviated Register Name.			Resource Name	Initial Value			
000000	IODOG	Interrupt control register 06 (for writing)	W, R/W		00000111в			
0000В6н	ICR06	Interrupt control register 06 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в			
000007	10007	Interrupt control register 07 (for writing)	W, R/W		00000111в			
0000В7н	ICR07	Interrupt control register 07 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в			
000000	ICR08	Interrupt control register 08 (for writing)	W, R/W		00000111в			
0000В8н	ICK08	Interrupt control register 08 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в			
000000	ICR09	Interrupt control register 09 (for writing)	W, R/W		00000111в			
0000В9н	ICKU9	Interrupt control register 09 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в			
000000	ICD40	Interrupt control register 10 (for writing)	W, R/W		00000111в			
0000ВАн	ICR10	Interrupt control register 10 (for reading)	R, R/W	Interrupt	ХХ 0 0 0 1 1 1в			
000000	ICR11	Interrupt control register 11 (for writing)	W, R/W	Interrupt	00000111в			
0000ВВн	ICKII	Interrupt control register 11 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в			
0000ВСн	ICR12	Interrupt control register 12 (for writing)	W, R/W		00000111в			
ООООВСН	ICK12	Interrupt control register 12 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в			
0000ВДн	ICR13	Interrupt control register 13 (for writing)	W, R/W		00000111в			
ООООБЫН	ICKIS	Interrupt control register 13 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в			
0000ВЕн	ICR14	Interrupt control register 14 (for writing)	W, R/W		00000111в			
ООООБЕН	ICK14	Interrupt control register 14 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в			
0000ВFн	ICR15	Interrupt control register 15 (for writing)	W, R/W		00000111в			
ООООБГН	ICKIS	Interrupt control register 15 (for reading)	R, R/W		ХХ 0 0 0 1 1 1в			
0000С0н to 0000FFн		Unused area						
000100н to #н	RAM area							
001100н to 0011FFн	FL000 to 255	Data RAM for display	R/W	FL control circuit	XXXXXXXXB			
001200н to 0011FFн	Reserved area							

(Continued)

Address	Abbreviated Register Name.	Register name	Read/ Write	Resource Name	Initial Value
001FF0н		Program address detection register (low-order)	R/W		XXXXXXXX
001FF1н	PADR0	Program address detection register (middle-order)	R/W		XXXXXXXX
001FF2н		Program address detection register (high-order)	R/W	Address match	XXXXXXXX
001FF3н		Program address detection register (low-order)	R/W	detection function	XXXXXXXX
001FF4н	PADR1	Program address detection register (middle-order)	R/W		XXXXXXXX
001FF5н		Program address detection register (high-order)	R/W		XXXXXXXX
001FF6н to 001FFFн	Unused area				

Read/Write symbols used :

R/W : Read/write enabled

R : Read only W : Write only

Default value symbols used :

0 : Default value is "0" 1 : Default value is "1"

X : Default value is undefined

■ INTERRUPT, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt	El ² OS Interrupt Vector Support		Vector	Interrupt Control Register		Priority	
·	Support	NO.*		Address	ICR	Address	
Reset	×	#08	08н	FFFFDCH		_	High
INT9 instruction	×	#09	09н	FFFFD8 _H		_	
Exception	×	#10	0Ан	FFFFD4 _H		_	
DTP/external interrupt channel 0	0	#11	0Вн	FFFFD0 _H	ICR00	0000В0н	
DTP/external interrupt channel 1	0	#13	0Дн	FFFFC8 _H	ICR01	0000В1н	
Serial I/O channel 2	Δ	#15	0Гн	FFFFC0 _H	ICDOO	000000	
DTP/external interrupt channel 2/3	0	#16	10н	FFFFCCH	ICR02	0000В2н	
Serial I/O channel 3	Δ	#17	11н	FFFFB8 _H	ICDO2	000000	
16-bit free-run timer	Δ	#18	12н	FFFFB4 _H	ICR03	0000ВЗн	
Reserved	_	#20	_	FFFFACH	ICR04	0000В4н	
16-bit reload timer channel 2	Δ	#21	15н	FFFFA8 _H	ICR05	0000В5н	
16-bit reload timer channel 0	Δ	#23	17н	FFFFA0 _H	ICDOC	0000В6н	
16-bit reload timer channel 1	Δ	#24	18н	FFFF9C _H	ICR06		
Input capture channel 0	Δ	#25	19н	FFFF98 _H	ICR07	0000В7н	
Input capture channel 1	Δ	#26	1Ан	FFFF94 _H	ICRU/		
Reserved	_	#27	_	FFFF90 _H	ICR08	0000В8н	
Output comparison match	×	#29	1Dн	FFFF88 _H	ICR09	0000В9н	
Reserved	_	#31	_	FFFF80 _H	ICR10	0000ВАн	
Timebase timer	×	#33	21н	FFFF78 _H	ICR11	000000	
Reserved	_	#34	_	FFFF74 _H	ICKII	0000ВВн	
UART0 reception complete	0	#35	23н	FFFF70 _H	ICD40	000000	
UART0 transmission complete	Δ	#36	24н	FFFF6C _H	ICR12	0000ВСн	
A/D converter conversion complete	0	#37	25н	FFFF68 _H	ICD12	000000	
I ² C interface	Δ	#38	26н	FFFF64 _H	ICR13	0000ВDн	
UART1 reception complete	0	#39	27н	FFFF60 _H	ICD44	000000	1
UART1 transmission complete	Δ	#40	28н	FFFF6C _H	ICR14	0000ВЕн	
Flash memory status	×	#41	29н	FFFF58 _H	ICD45	00000	1
Delayed interrupt output module	×	#42	2Ан	FFFF54 _H	ICR15	0000ВFн	Low

○ : Supported

× : Not supported

© : Supported, includes EI2OS stop function

 \triangle : Available if interrupt that shares the same ICR is not used

^{*:} If two interrupts of the same level are output simultaneously, the interrupt with the lower interrupt vector number has priority.

■ PERIPHERAL FUNCTIONS

1. I/O Ports

There are a maximum of 26 I/O ports (parallel I/O ports) , which are also used as resource I/O pins (peripheral function I/O pins) .

• I/O Port Functions


There are two kinds of I/O port: port direction registers (DDRs) and port data registers (PDRs). The port direction register (DDR) can set port pin I/O at the bit level. The port data register (PDR) sets output data to the port pins. If the port direction register (DDR) sets the I/O port pin to input, the port pin level value can be read by reading the port data register (PDR). If the port direction register (DDR) sets the I/O port pin to output, the port data register (PDR) value is output to the port pin. Below is a list of the functions of each I/O port, and dual use resources.

- Port 8 : I/O port/resource use (external interrupt input pin, ICU, UART)
- Port 9: I/O port/resource use (I²C, serial I/O ch3)
- Port A: I/O port/resource use (A/D converter, time clock output)
- Port B: I/O port/resource use (A/D converter, serial I/O ch2, external interrupt input pin, reload timer ch0)


I/O Port Name	Pin Name	Input Format	Output Format	Function									
				I/O Port	P87	P86	P85	P84	P83	P82	P81	P80	
Port 8	P80 to P87		CMOS	Resource	SO1	SC1	SI1	SO0	SC0	SI0	IC1	IO0	
				Resource	301	301	311	300	300	310	INT1	INT0	
	P90/SDA/		N-ch	I/O Port							P91	P90	
Port 9	ort 9 SO3 to P91/ SCL/SC3	Port 9 SO3 to P91/	/	open	Resource							SCL	SDA
		SCL/SC3 CMOS	drain ^r	n resource							SC3	SO3	
	PA0/AN0/	(hystere-		I/O Port	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	
Port A	TMCK to	sis)		Resource	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	
	PA7/AN7			Resource	AINI	ANO	ANO	AINT	ANO	AINZ	AINI	TMCK	
			CMOS	I/O Port	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	
PB0/AN8 to PB7/AN15/ INT3				AN15	AN14	AN13	AN12	AN11	AN10	AN9	AN8		
				Resource	INT3	INT2	SO2	SC2	SI2		_		
					11113	INIZ	ТО	TIN	TIN				

Note: If port A and port B are also used as analog input pins, and are being used as I/O ports, then in addition to the ports A and B direction registers (DDR A/B) and ports A and B data registers (PDR A/B), set both analog input enable register 0 and 1 (ADER 0/1) to "00_H". Upon reset, analog input enable registers 0 and 1 are set to "FFH" by default.


• Block Diagram for Port 8 Pins




• Block Diagram for Port 9 Pins



• Block Diagram for Port A Pins







2. Serial I/O

Serial I/O allows data transfer via synchronization with a clock consisting of two 8-bit channels. In addition, LSB first or MSB first can be selected for data transfer.

• Overview of Serial I/O


There are two types of serial I/O operation mode:

Internal shift clock mode

purpose port sharing the external pin (SC).

- Data is transferred in synchronization with internal clock (communication prescaler)
- External shift clock mode
 Data is transferred in synchronization with clock input from external pin (SC). In this mode, it is also possible
 to transfer data via CPU instructions (port inversion instruction execution timing) by manipulating the general-

• Block Diagram of Serial I/O



3. Timebase Timer

The timebase timer is a 18-bit free-run counter that counts up in synchronization with the main clock. The timer has an interval timer function capable of setting four different intervals, and a function for supplying clocks to the oscillator stabilization standby timer, watchdog timer, and time clock output circuit.

Interval timer function

The interval timer function sends an interrupt request at set intervals.

- When the timebase timer counter's interval timer counter overflows, an interrupt request is output.
- One of four intervals can be set for the interval timer.

Main Clock Cycle	Interval Times
	2 ¹² /HCLK (Approx. 0.97 ms)
2/HCLK (0.5	2 ¹⁴ /HCLK (Approx. 3.90 ms)
2/HCLK (0.5 μs)	2 ¹⁶ /HCLK (Approx. 15.62 ms)
	2 ¹⁹ /HCLK (Approx. 125.00 ms)

HCLK: Oscillator clock frequency

Values in parentheses () are when oscillator clock frequency is 4.194 MHz.

• Clock Supply Function


The clock supply function supplies operation clocks to the oscillation stabilization standby timer and some peripheral functions.

Clock Supply Destination	Clock Cycles	Remarks	
	2 ¹³ /HCLK (Approx. 1.95 ms)	Oscillation stabilization standby for ceramic oscillator	
Oscillation stabilization standby	2 ¹⁵ /HCLK (Approx. 7.81 ms)	Oscillation stabilization standby for	
	2 ¹⁸ /HCLK (Approx. 62.50 ms)	crystal oscillator	
	212/HCLK (Approx. 0.97 ms)		
Watchdog timer	2 ¹⁴ /HCLK (Approx. 3.90 ms)	Count-up clock for watchdog timer	
wateridog timer	2 ¹⁶ /HCLK (Approx. 15.62 ms)	Count-up clock for watchdog times	
	2 ¹⁹ /HCLK (Approx. 125.00 ms)		

HCLK: Oscillator clock frequency

Values in parentheses () are when oscillator clock frequency is 4.194 MHz.

Reference: Immediately after oscillation begins, the oscillation cycles are unstable; oscillation stabilization standby is a rough measure of the time for oscillation to become stable.



: Undefined bitOF : Overflow

*1 : Switching of machine clock from main clock to PLL clock

*2 : Interrupt number

4. Watchdog Timer

The watchdog timer is a two-bit timer that uses the output of the timebase timer as a count clock. When the watchdog timer is started, if it is not cleared within the set interval, the CPU is reset.

Watchdog Timer Function

• The watchdog timer detects runaway programs. When the watchdog timer is started, it must be cleared within a set interval. If a program enters an infinite loop, or for some other reason the watchdog timer is not cleared within the minimum time, a watchdog reset is generated to the CPU, sending it to a reset state. The watchdog timer interval is set by the interval time setting bits (WT1 and WT0) of the watchdog timer control register (WDTC).


WT1	WT0	Interval Times				
****		Minimum*	Maximum*	Oscillator clock cycles		
0	0	Approx. 3.58 ms	Approx. 4.61 ms	2 ¹⁴ ± 2 ¹¹ cycles		
0	1	Approx. 14.33 ms	Approx. 18.3 ms	2 ¹⁶ ± 2 ¹³ cycles		
1	0	Approx. 57.23 ms	Approx. 73.73 ms	2 ¹⁸ ± 2 ¹⁵ cycles		
1	1	Approx. 458.75 ms	Approx. 589.82 ms	2 ²¹ ± 2 ¹⁸ cycles		

^{*:} When oscillator clock frequency is 4.19 MHz.

Reference: After the watchdog timer is started, it can be halted via a power-on reset, or a reset by the watchdog timer. While an external reset, internal reset, setting the watchdog control bit (WTE) of the watchdog timer control register (WDTC), or going to sleep or stop mode can clear the watchdog timer, these actions will not change the watchdog function setting, or halt the watchdog timer.

Note: The watchdog timer is made up of a two-bit timer that counts the carry signal of the timebase timer. Because the watchdog timer uses the carry signal of the timebase timer, if the timebase timer is cleared, then the watchdog reset interval may be longer than the set time.

Block Diagram of Watchdog Timer



5. 16-bit Reload Timer

The MB90M405 series has 3 built-in 16-bit reload timer channels. They can be configured with the following clock modes and counter operation modes:

Clock Modes

- Internal Clock Mode: In this mode, the timer counts down in synchronization with the internal clock
- Event Count Mode: In this mode, the timer counts down in accordance with external input pulses
- Counter Operation Modes
- Reload Mode: In this mode, the count setting is reloaded, and the count is repeated
- One-shot Mode: In this mode, the count is halted due to an underflow
- 16-bit Reload Timer Operation Modes

Clock Mode	Counter Operation Mode	Operation Mode
	Reload mode	Software trigger operation
Internal Clock Mode	One-shot mode	External trigger operation External gate input operation
Event Count Mode	Reload mode	Software trigger operation
(External Clock Mode)	One-shot mode	- Software trigger operation

• Internal Clock Mode

When the count clock setting bits (CSL1, CSL0) of the timer control status register (TMCSR) are set to " 00_B ", " 01_B ", or " 10_B ", the mode is set to internal clock mode. In internal clock mode, the following operation modes can be set :

- Software trigger operation
 - If the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1", setting the software trigger bit (TRG) to "1" will initiate count operation.
- External trigger input operation
 - If the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1", then when a valid edge (rising, falling, or both edges can be set) set beforehand in the operation mode setting bits (MOD2, MOD1, MOD0) is input to the TIN pin, count operation is initiated.
- External gate input operation
 - If the count enable bit (CNTE) of the timer control status register (TMCSR) is set to "1", then count operation is conducted while a valid gate input level ("L" or "H" can be set) set beforehand in the operation mode setting bits (MOD2, MOD1, MOD0) is input to the TIN pin.

• Event Count Mode (External Clock Mode)

When the count clock setting bits (CSL1, CSL0) of the timer control status register (TMCSR) are set to "11_B", the mode is set to event count mode (external clock) . If the count enable bit (CNTE) is set to "1", then when a valid edge (rising, falling, or both edges can be set) set in the operation mode setting bits (MOD2, MOD1, MOD0) is input to the TIN pin, count operation is initiated. If an external clock is input at set intervals, then it can also be used as an interval timer.

• Counter Operation

Reload mode

When the 16-bit down counter underflows ("0000H" to "FFFFH"), the value of the 16-bit reload register (TMRLR) is loaded into the 16-bit down counter, and count operation is conducted. In addition, when an underflow occurs an interrupt request is output, so this can also be used as an interval timer. It is possible to output the inverted toggle waveform from the TO pin with each underflow.

Count Clock	Count Clock Cycle	Interval Time
	2¹/φ (0.125 μs)	0.125 μs to 8.192 ms
Internal Count Clock	2³/φ (0.5 μs)	0.5 μs to 32.768 ms
	25/φ (2.0 μs)	2.0 μs to 131.1 ms
External Count Clock	2³/φ+ (0.5 μs)	0.5 μs +

Values in parentheses () are when machine clock frequency is 16 MHz.

· One-shot mode

When the 16-bit down counter underflows ("0000H" to "FFFFH"), count operation is halted.

Reference:


- 16-bit reload timer 0 can be used to create the UART baud rate.
- 16-bit reload timer 1 can be used as the start trigger for the A/D converter.

• 16-bit Reload Timer Interrupts and El²OS

When the 16-bit down counter underflows ("0000H" to "FFFFH"), an interrupt request is output.

Channel	Interrupt	Interrupt Cont	rol Register	Vector Table Address			El ² OS
Channel	No.	Register Name	Address	Lower	Upper	Bank	EI-03
16-bit reload timer 0	#23 (17н)	ICR06	0000В6н	FFFFA0 _H	FFFFA1 _H	FFFFA2 _H	
16-bit reload timer 1	#24 (18н)	ICKOO	ООООВОН	FFFF9C _H	FFFF9D _H	FFFF9E _H	Δ
16-bit reload timer 2	#21 (15н)	ICR05	0000В5н	FFFFA8 _H	FFFFA9 _H	FFFFAA⊦	

^{△ :} Available if interrupt factors sharing ICR are not used



6. 16-bit I/O Timers

The 16-bit I/O timer can perform dual independent waveform output, input pulse width measurement, and external clock cycle measurement, based on the 16-bit freerun timer.

• 16-bit freerun timer (1 channel)

The 16-bit freerun timer is made up of a 16-bit up counter (timer data register (TCDT)), timer control status register (TCCS), and prescaler. The counter output value of the 16-bit freerun timer is used as the base timer for output comparison and input capture.

- Counter operation clock (4 different settings available)
 - 4 internal clock types : φ/4, φ/16, φ/32, φ/64
- Interrupt

An interrupt can be output to the CPU when the counter value overflows, or when it matches the value of comparison register 0.

Initialize

When a reset is input, if the software reset bit is cleared to "0", or if the values of comparison register 0 and the freerun timer count match, the counter value can be initialized to "0000H".


• Output compare (1 channel)

The output comparison module consists of a 1-channel 16-bit comparison register, and control register. If the value of the 16-bit freerun timer and that of the compare register match, an interrupt request can be output to the CPU.

• Input capture (2 channels)

The input capture module consists of a capture register and a control register. Both support two independent external input pin channels. The capture register can store the value of the 16-bit freerun timer. Additionally, the register can detect signal input edges from external pins, and simultaneously output interrupts to the CPU.

- The detection edge of the external input signal can be configured (rising edge, falling edge, both edges)
- The two input capture channels can operate independently Interrupts can be output upon detection of a valid edge in an external input signal
- Input capture interrupts start the extended intelligent I/O service



7. UART

The UART is a general-purpose serial data communications interface for both synchronous and asynchronous (start-stop synchronization) communications with external devices. Two types of communication are available: two-way communication (normal mode) and master/slave communication (multiprocessor mode; only the master side is supported).

• UART Functions

The UART is a general-purpose serial data communications interface for sending and receiving serial data to and from other CPUs and peripheral devices. It provides the following functions:

	Function
Data Buffer	Full-duplex double buffer
Transfer Mode	Clock-synchronous (no start/stop bit)Clock-asynchronous (start-stop synchronization)
Baud Rate	 Max 2 MHz (with machine clock at 16 MHz) Baud rate via dedicated baud rate generator Baud rate via external clock (SC pin input clock) Baud rate via internal clock (clock supplied from 16-bit reload timer) Total of 8 types of baud rate may be set
Data Length	7 bits (in asynchronous normal mode only)8 bits
Signal Format	NRZ (Non Return to Zero)
Receive Error Detection	 Framing errors Overrun errors Parity errors (undetectable in multiprocessor mode)
Interrupt Requests	 Receive interrupts (receive complete, receive error detection) Send interrupts (send complete) Extended intelligent I/O service (EI²OS) supported for both sending and receiving
Master/Slave Communications Function (Multiprocessor Mode)	Enables 1 (master) to n (slave) communication (Only master side supported)


Note: The UART does not add a start or stop bit during clock-synchronous transfer. Only the data is forwarded.

Operation Mode		Operation Mode			Stop Bit Longth	
		No Parity	With Parity	Synchronization	Stop Bit Length	
0	Normal Mode	7 bits or 8 bits		Asynchronous	1 bit or 2 bits*2	
1	Multiprocessor Mode	8 + 1*1 —		Asynchronous	1 bit of 2 bits -	
2	Normal Mode	8	_	Synchronous	None	

^{—:} Not available

^{*1: &}quot;+1" is the address/data setting bit (A/D) used for communications control.

^{*2 :} During reception, only a stop bit length of 1 can be detected.



8. DTP/External Interrupt Circuit

The DTP (Data Transfer Peripheral) /external interrupt circuit detects interrupt requests input from the external interrupt input pin, and outputs interrupt requests.

• DTP/External Interrupt Function


The DTP/external interrupt circuit outputs interrupt requests upon detection of an edge input from the external interrupt input pin, or a level signal. Interrupt requests are accepted by the CPU, and if extended intelligent I/O service (El²OS) is enabled, the CPU conducts automated data transfer (DTP function) via El²OS, then branches into an interrupt processing routine. If El²OS is disabled, the CPU branches into an interrupt processing routine, without starting automated data transfer (DTP function) via El²OS.

	External Interrupt Function	DTP Function			
Input pins	4 channels (P80/INT0, P81/INT1, PB6/INT2, PB7/INT3)				
Interrupt conditions	The level or edge to detect can be set independently for each pin in the detection level setup register (ELVR)				
	"L" level/"H" level input	Rising edge/falling edge input			
Interrupt number	#11 (0B _H), #13 (0D _H) , #16(10 _H)				
Interrupt control	Enable/disable interrupt request output in the DTP/external interrupt enable register (ENIR)				
Interrupt flag	The DTP/interrupt factor register (EIRR) sto	ores interrupt conditions.			
Processing selection	Set El ² OS to disabled (ICR : ISE = "0")	Set El ² OS to enabled (ICR : ISE = "1")			
Operation	Branch to interrupt processing routine	Branch to interrupt processing routine after automatic data transfer by El ² OS completes.			

ICR : Interrupt Control Register

• DTP/External Interrupt Circuit Interrupts and El²OS

Channel	Interrupt No.	Interrupt Control Register		Vector Table Address			El ² OS
		Register Name	Address	Lower	Upper	Bank	EI-03
INT0	#11 (0Вн)	ICR00	0000В0н	FFFFD0 _H	FFFFD1 _H	FFFFD2 _H	0
INT1	#13 (0Dн)	ICR01	0000В1н	FFFFC8 _H	FFFFC9 _H	FFFFCAH	
INT2	+16 (10н)	ICR02	0000В2н	FFFFBCH	FFFFBDH	FFFFBEH	
INT3							



• Block Diagram of DTP/External Interrupt Circuit

- DTP/External Interrupt Input Detection Circuit

 If a signal input to the external interrupt input pin matches the level set in the request level setting register
 (ELVR) or edge, the DTP/external interrupt factor flag bit (EIRR: ER3 to ER0) corresponding to the external interrupt input pin is set to "1".
- Request Level Setting Register (ELVR)
 The interrupt request detection conditions (level or edge) are set for each external interrupt input pin
- DTP/Interrupt Factor Register (EIRR)
 Stores and clears interrupt factors
- DTP/Interrupt Enable Register (ENIR)
 Interrupt requests are enabled/disabled for each external interrupt input pin.

9. I²C Interface


The I^2C interface is a serial I/O port that supports the Inter IC BUS. It operates as a master/slave device on an I^2C bus, with the following features :

• I²C Interface Features

The MB90M405 series has one I²C interface channel.

Below are features of the I2C interface:

- Master/slave send/receive
- Arbitration function
- · Clock synchronization function
- Slave address/general call address detection function
- Transfer direction detection function
- Start condition loop generation and detection function
- Bus error detection function
- Transfer rates of up to 100 Kbps supported



10. 8/10 Bit A/D Converter

The 8/10 bit A/D converter has a function to convert analog input voltage to a 10 or 8-bit value using the RC successive approximation conversion method.

• 8/10 Bit A/D Converter Functions

Below are the functions of the 8/10 bit A/D converter:

- The minimum conversion time is 5.9 μs (with machine clock frequency of 16.8 MHz, including sampling time)
- The minimum sampling time is 2.1 μs (with machine clock frequency of 16.8 MHz)
- The RC successive approximation conversion method with sample-hold circuit is used for conversion
- Resolution can be set to 10 or 8 bits
- Input signal programmable from 8-channel analog input pins
- When A/D conversion is completed, it is possible to output an interrupt request, and start El²OS
- In an interrupt-enabled state, when A/D conversion is executed, a conversion data protection function is invoked
- The conversion start factor can be set to software or 16-bit reload timer 1 output (rising edge)


The following 4 conversion modes are available:

Conversion Mode	Single Conversion Operation	Scan Conversion Operation
One-shot Conversion Mode 1 One-shot Conversion Mode 2	The set channel performs conversion once, then stops	Multiple linked channels (up to 16 channels can be set) perform conversion once, then stop
Continuous Conversion Mode	The set channel performs conversion repeatedly	Multiple linked channels (up to 16 channels can be set) perform conversion repeatedly
Stop Conversion Mode	The set channel performs conversion once, then pauses, and goes into standby until started again	Multiple linked channels (up to 16 channels can be set) perform conversion once, then pause, and go into standby until started again

• 8/10 Bit A/D Converter Functions Interrupts and El²OS

Interrupt No.	Interrupt Con	pt Control Register Vector Table Address				
interrupt No.	Register Name	Address	Lower	Upper	Bank	El ² OS
#37 (25н)	ICR13	0000ВDн	FFFF68 _H	FFFF69 _H	FFFF6A _H	0

○ : Available



- A/D control status register 0/1 (ADCS0/ADCS1)
 - The A/D control status register 1 (ADCS1) has functions to set the A/D conversion start factor, enable/disable interrupt requests, check the status of interrupt requests, and check whether A/D conversion is halted/ongoing.
- A/D data register (ADCR0/ADCR1)
 - This register stores the results of A/D conversion. It has functions to set the A/D conversion resolution, A/D conversion sampling time, and A/D conversion comparison time.
- A/D conversion channel setting register (ADMR)
 - Provides a function to set the A/D conversion start/stop channel
- Clock selector
 - This selector sets the A/D conversion start clock. The 16-bit reload timer 1 output can be set in the start clock.
- Decoder
 - This circuit sets the analog input pin to use from the setting of the A/D conversion end channel setting bit (ANE0 to ANE3) and A/D conversion start channel setting bit (ANS0 to ANS3) of the A/D control status register (ADCS0) .


11. FL-control Circuit

The FL control circuit has a fluorescent tube automated display function and an LED automated display function. The fluorescent tube automated display function is capable of up to 32 digits, and 60 combined segment and digit automated display. The LED automated display function can output LED1 pin to LED16 pin at 1/2 duty, with LED0 pin as common output.


· High voltage resistance output pins

- There are 60 onboard high voltage resistance output pins (FIP0 pin to FIP59 pin).
- There are 34 high-current output pins (FIP0 pin to FIP33 pin) and 26 mid-current output pins (FIP34 pin to FIP59 pin).
- Pull-down resistance can be set for all high voltage-resistance output. Alternately, they can be combined.
- Fluorescent tube automated display function
- Has 32 × 60-bit display data RAM.
- The display timing can be set to between 1 and 32.
- 60 bits can be set for both digits and segments for each timing.
- The digit pins are FIP0 pin to FIP31 pin; from the pin set for digit start, the digits can be set in series for the number of pins set in the digit number register.
- Segments can control up to 59 outputs.
- There are 4 types of display scan cycle (segment width) .
- Digit dimmer control controls the T on both sides of the digit for segment output. Adjustment is available in 7 steps (dimmer applied to all digits).
- All digit and segment can be inverted.
- Segment output of an arbitrary timing is capable of gradated display (segment dimmer) . The T of both sides of the segment are as follows:


Digit Dimmer Control





Segment Dimmer Control



- LED automated display function
- Pins between LED0 pin and LED16 pin not set to digits can be set as LED pins.
- As shown in the figure below, LED0 pin becomes common output, and LED1 pin to LED16 pin become LED segment output.
- When LED0 pin is set to "H", the values corresponding to LED1 pin to LED16 pin are output at the timing T1 in display data RAM; when LED0 pin is set to "L", the values corresponding to LED1 pin to LED16 pin are output at the timing T2 in display data RAM.
- 1/2 duty LED output can be obtained by externally inverting the LED0 pin common output.
- As shown below, the output timing of LED1 pin to LED16 pin from LED0 pin and the inverted signal of LED0 pin is 5.12 ms for LED0 pin, and 4.096 ms for LED1 pin to LED16 pin (when machine clock (peripheral operation clock) frequency is 16 MHz).







12. Time Clock Output

The time clock output circuit divides the oscillator clock by means of the timebase timer, and outputs the set division clock. Can be set to 1/32, 1/64, 1/128, or 1/256 of oscillator clock


• Time clock output circuit

The timer clock output circuit is disabled in reset and stop modes. It is enabled in normal run modes, sleep mode, and pseudo clock mode.

	PLL_Run	Main_Run	Sleep	Pseudo Clock	STOP	Reset
Operating State	0	0	0	0	×	×

If the timebase timer is cleared while the time clock output circuit is in use, clock output cannot be conducted normally.


• Block Diagram of Time Clock Output Circuit



13. Delayed Interrupt Generation Module

The delayed interrupt generation module outputs task switching interrupt requests. When the delayed interrupt generation module is used, it is possible to output interrupt requests and releases to an MB90M405 series CPU via the software for task switching.


• Block Diagram of Delayed Interrupt Generation Module



14. Address Match Detection Function

If a program address matches the value set in the address match detection register, the instruction code read into the CPU is changed to an INT9 instruction code. It is possible to realize a program patch assignment function by processing an INT #9 interrupt routine.


• Block Diagram of Address Match Detection Function



15. ROM Mirror Function Selection Module

The ROM Mirror Function Selection Module allows the ROM data of bank FF to be viewed from bank 00, by setting the ROM mirror function selection module register. Using the ROM mirror function makes it possible to access the corresponding area ("FF400H" to "FFFFFFH") from the I/O and RAM areas, without crossing banks.

• Block Diagram of ROM Mirror Function Selection Module



16. 1 Mbit Flash Memory

The 1 Mbit flash memory is arrayed on the CPU memory map in banks FE_H to FF_H. It allows read and program access from the CPU in the same manner as mask ROM. Data is written to and deleted from flash memory by means of instructions from the CPU, via the flash memory interface circuit. This allows the implementation state to be overwritten via onboard CPU control, allowing programs and data to be modified efficiently.

• 1 Mbit Flash Memory Length

- 128 Kword \times 8/64 Kword \times 16 bit (16 k + 8 k + 8 k + 32 k + 64) sector configuration.
- Automated program algorithm (same as Embedded Algorithm: MBM29F400TA)
- Built-in deletion pause/resume function
- Write/deletion completion detection by CPU interrupt
- JEDEC standard command compatible
- Sector-by-sector deletion possible (sectors can be combined freely)
- Write/deletion guaranteed through 10,000 iterations

Embedded Algorithm is a trademark of Advanced Micro Device.

Method for Writing to and Deleting Flash Memory

There are two methods for writing to/deleting from flash memory:

1. Dedicated serial writer

(YDC AF220)

YDC: Yokogawa Digital Computer

2. Writing/deletion via program execution

It is not possible to simultaneously write to and read from flash memory. When writing to/deleting from flash memory, programs in flash memory are temporarily copied to RAM, and run from there; this allows data to be written to flash memory.

■ Electrical Characteristics

1. Absolute Maximum Ratings

(Vss-CPU = Vss-IO = AVss = 0.0 V)

Downwater	Ciamal	Rat	ing	I Im!4	Domarko
Parameter	Signal	Min	Max	Unit	Remarks
	Vcc-CPU	Vss - 0.3	Vss + 4.0	V	Control circuit power pin
	V _{DD} -FIP	Vss - 0.3	Vss + 4.0	V	FIP power pin
Power Supply Voltage	AVcc	Vss - 0.3	Vss + 4.0	V	Vcc ≥ AVcc*1
	Vкк	Vcc – 45	Vcc + 0.3	V	Power supply pin of pull-down side during high voltage resistant output
Input Voltage	Vı	Vss - 0.3	Vss + 4.0	V	*2
input voitage	Vı2	Vss - 0.3	Vss + 5.5	V	*3
Output Voltage	Vo	Vss - 0.3	Vss + 4.0	V	*2
Output Voltage	V _{O2}	Vss - 0.3	Vss + 5.5	V	*3 (open drain output)
"L" Level Maximum Output Current	Іоь		15	mA	*4, *5
"L" Level Average Output Current	lolav	_	4	mA	Average value (operating current × operating rate) *5
"L" Level Maximum Overall Output Current	ΣΙοι		100	mA	*5
"L" Level Average Overall Output Current	ΣΙοιαν		50	mA	Average value (operating current × operating rate) *5
	Іон		-15	mA	*4, *5
"H" Level Maximum Output Current	OHFIP1	_	-27	mA	FIP0 to FIP33 pins
Catput Carront	OHFIP2	_	-14	mA	FIP34 to FIP59 pins
"H" Level Average Output Current	Іонач	—	-4	mA	Average value (operating current × operating rate) *5
"H" Level Maximum Overall Output Current	ΣІон		-100	mA	*5
"H" Level Average	ΣΙομαν		-50	mA	Average value (operating current × operating rate) *5
Overall Output Current	Σ lohfipav	_	-180	mA	Average value (operating current \times operating rate) *6
Concumption Power	P _{D_CPU}	_	300	mW	During CPU_Chip independent operation
Consumption Power	P _{D_FL}	_	1176	mW	During FL_Chip independent operation
Operating Temperature	Та	-40	+85	°C	
Storage Temperature	Tstg	-55	+150	°C	

^{*1 :} Make sure that Avcc does not exceed Vcc when applying power, etc.

^{*2 :} V_{I} , V_{O} must not exceed V_{CC} + 0.3 V_{C}

^{*3:5} V voltage resistant pin for I2C. Only applies to P90/SDA and P91/SCL.

^{*4 :} The standard for maximum output current is the peak value of a single corresponding pin.

^{*5 :} Excludes current at pins FIP0 to FIP59.

*6 : Corresponds to pins FIP0 to FIP59.

Note: V_{CC} in the standard signifies V_{DD} -FIP = V_{CC} -CPU. Also, use the 3 pins on the left at the same power level. Here, V_{SS} signifies V_{SS} -IO = V_{SS} -CPU. Please connect this pin to GND as well.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss-IO = Vss-CPU = AVss = 0.0 V)

Parameter	Symbol	Val	ues	Unit	Remarks
Farameter	Syllibol	Min	Max	Oilit	Remarks
	Vcc-CPU	3.0	3.6	V	During normal operation
Power Voltage	V _{DD} -FIP	3.0	3.6	V	During normal operation
	Vcc	2.5	3.6	V	Save stop operation status
	VHIS	0.8 Vcc	Vcc + 0.3	V	CMOS hysteresis input pin except I ² C
Input H Voltage	V _{HIS2}	0.8 Vcc	Vcc + 0.3	V	I ² C CMOS hysteresis input pin (5 V voltage resistant) *
	Vнім	Vcc - 0.3	Vcc + 0.3	V	MD pin input
	VILS	Vss - 0.3	0.2 Vcc	V	CMOS hysteresis input pin except I ² C
Input L Voltage	V _{ILS2}	Vss - 0.3	0.2 Vcc	V	I ² C CMOS hysteresis input pin (5 V voltage resistant) *
	VILM	Vss - 0.3	Vss + 0.3	V	MD pin input
Operating Temperature	Та	-40	+85	°C	

^{*:} The first MB90MF408 ES product voltage resistance is 3 V, but at the laboratory level use at 4.5 V is possible.

Note: V_{CC} in the standard signifies V_{DD} -FIP = V_{CC} -CPU. Also, use the 3 pins on the left at the same power level. Here, Vss signifies V_{SS} -IO = V_{SS} -CPU. Please connect this pin to GND as well.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Standard

 $(Ta = -40 \, ^{\circ}\text{C to} \, +85 \, ^{\circ}\text{C}, \, \text{V}_{\text{DD}}\text{-}\text{FIP} = \text{V}_{\text{CC}}\text{-}\text{CPU} = \text{AV}_{\text{CC}} = 3.0 \, \, \text{V to} \, \, 3.6 \, \, \text{V}, \, \text{V}_{\text{SS}}\text{-}\text{IO} = \text{V}_{\text{SS}}\text{-}\text{CPU} = \text{AV}_{\text{SS}} = 0 \, \, \text{V})$


Parassatar.	Sym		,	0		Value			,
Parameter	bol		Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
	V _{OH5}	_	IP0 - FIP33	Iон5 = -23 mA	Vcc - 2.5			V	
	V _{OH4}	「	IFU - FIF33	Iон4 = -12 mA	Vcc - 1.3	_	_	V	
Output H	Vонз		P34 - FIP59	Iон₃ = −12 mA	Vcc - 2.0	_	_	V	
Output H Voltage	V _{OH2}	FI	F34 - F1F39	Iон2 = -5 mA	Vcc - 1.0	_	_	V	
	Vон1		SDA/SCL	Iон1 = -4 mA		_	5.5	V	Open drain pin*2
	V _{OH0} All output pins except for the above			Iон = −2.0 mA	Vcc - 0.5	Vcc - 0.3	_	V	
Output L	V _{OL1}		SDA/SCL	IoL = 15 mA	_	0.5	0.8	V	
Voltage	Vol		output pins ex-	IoL = 2.0 mA	_	0.2	0.4	V	
Input Leak Voltage	lι∟		All input pins ept FIP0 - FIP59	Vcc = 3.0 V (Vss < V1 < Vcc)	-5	-1	+5	μА	
Output Leak	Ісоз	F	IP0 - FIP33	V _{KK} = Vcc to Vcc - 43	_	_	20	μА	
Voltage	ILO2	FI	P34 - FIP59	V _{KK} = V _{CC} to V _{CC} - 43	_		10	μА	
			Internal fred	= 3.3 V Juency 16 MHz mal operation	_	32	40	mA	MB90M407/8*1
			Internal fred	= 3.3 V Juency 16 MHz D operation	_	37	45	mA	MB90M407/8*1
	Icc		Internal fred	= 3.3 V Juency 16 MHz mal operation	_	40	50	mA	MB90MF408 MB90MV405*1
Power Current		Vcc	Internal fred	= 3.3 V Juency 16 MHz D operation	_	45	55	mA	MB90MF408 MB90MV405*1
				memory rite/deletion	_	40	50	mA	MB90MF408
	Iccs		Internal fred	= 3.3 V Juency 16 MHz ng sleep	_	15	20	mA	*1
	Іссн		During stop	o, Ta = +25 °C	_	15	20	μΑ	
Pull-up Resistance	Rup		RST		20	65	200	kΩ	
Pull-down	R _{DW1}		MD2		20	65	200	kΩ	
Resistance	R _{DW1}	F	IP0 - FIP59	When set	80	120	160	kΩ	

^{*1 :} The standard current values do not include current consumption by the high voltage resistance pins. This indicates the current consumption of the internal circuit.

*2 : For the 1st MB90MF408 ES product, the max standard value is 3.6 V (enables use up to 4.5 V at the lab level) .

- Notes: Vcc in the standard signifies Vpp-FIP=Vpp-VFT=Vcc-CPU. Also, use the 3 pins on the left at the same power level. Here, Vss signifies Vss-IO = Vss-CPU. Please connect this pin to GND as well.
 - Current values are subject to change without notice, in order to affect improvements in characteristics, etc. The power current measurement condition is the external clock.

Scope of Guaranteed PLL Operation




4. AC Characteristics


(1) Clock Timings

 $(Ta = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{V}_{\text{DD}}\text{-FIP} = \text{V}_{\text{CC}}\text{-CPU} = \text{AV}_{\text{CC}} = 3.0 \, \text{V} \text{ to } 3.6 \, \text{V}, \, \text{V}_{\text{SS}}\text{-IO} = \text{V}_{\text{SS}}\text{-CPU} = \text{AV}_{\text{SS}} = 0 \, \text{V})$

Parameter	Sym	Pin Name	Condi-		Value		Unit	Remarks
Parameter	bol	Pili Naille	tion	Min	Тур	Max	Onit	Remarks
Clock frequency	fc	X0, X1		3		16	MHz	
Clock cycle time	thcyl	X0, X1		62.5	_	333	ns	
Frequency fluctuation (PLL locked) *	Δf					5	%	
Input clock pulse width	Pwh PwL	X0		10		_	ns	Recommended duty ratio = 30% to 70%
Input clock rise/fall time	tcr tcf	X0				5	ns	When using an external clock
Internal operating clock frequency	fср	_		1.5		16	MHz	
Internal operating clock cycle time	t CP			62.5		666	ns	

*: The frequency fluctuation value is the maximum percentage deviation from the preset center frequency when using the PLL multiplier (when PLL is locked).







(2) Reset

 $(Ta = -40~^{\circ}C~to~+85~^{\circ}C,~V_{DD}-FIP = V_{CC}-CPU = AV_{CC} = 3.0~V~to~3.6~V,~V_{SS}-IO = V_{SS}-CPU = AV_{SS} = 0~V)$

Paramotor	Parameter Symbol Pin I		Condition	Value		Unit	Remarks	
Farameter	Syllibol	riii Naiile	Condition	Min		Oilit		
				16 tcp	—	ns	In normal operation	
Reset input time	t rstl	RST		Oscillator oscillation time* + 16 tcp		ms	In stop mode	

^{*:} Oscillator oscillation time is the time to reach 90% amplitude. For a crystal oscillator, this is a few to several dozen ms; for a FAR/ceramic oscillator, this is several hundred µs to a few ms, and for an external clock this is 0 ms.





(3) Power-On Reset


 $(Ta = -40 \, ^{\circ}\text{C to} +85 \, ^{\circ}\text{C}, \, \text{V}_{DD}-\text{FIP} = \text{V}_{CC}-\text{CPU} = \text{AV}_{CC} = 3.0 \, \text{V to} \, 3.6 \, \text{V}, \, \text{V}_{SS}-\text{IO} = \text{V}_{SS}-\text{CPU} = \text{AV}_{SS} = 0 \, \text{V})$

Parameter	Symbol	Pin Name	Condi-	Val	lue	Unit	Remarks	
	Syllibol		tion	Min	Max	Oilit	itemarks	
Power supply rise time	t R	Vcc*		0.05	30	ms		
Power supply cutoff time	t off	Vcc		4		ms	For repeated operation	

^{*:} Vcc must be less than 0.2 V before power-on.


Notes: • The above rating values are for generating a power-on reset.

• Some internal registers are only initialized by a power-on reset. Always apply the power supply in accordance with the above ratings if you wish to initialize these registers.



Sudden changes in the power supply voltage may cause a power-on reset.

The recommended practice if you wish to change the power supply voltage while the device is operating is to raise the voltage smoothly as shown below. Also, changes to the supply voltage should be performed when the PLL clock is not in use. The PLL clock may be used, however, if the rate of voltage change is 1 V/s or less.




(4) Serial I/O

 $(Ta = -40~^{\circ}C~to~+85~^{\circ}C,~V_{DD}-FIP = V_{CC}-CPU = AV_{CC} = 3.0~V~to~3.6~V,~V_{SS}-IO = V_{SS}-CPU = AV_{SS} = 0~V)$

Parameter	Symbol	Pin Name	Condition	Va	lue	Unit	Remarks
Parameter	Syllibol	riii Naiile	Condition	Min	Max	Onit	Remarks
Serial clock cycle time	tscyc	SC0 to SC3		8 tcp	_	ns	
$SCK \downarrow \to SOT$ delay time	t sLOV	SC0 to SC3 SO0 to SO3	Internal shift clock mode, output pin	-80	80	ns	
Valid SIN → SCK ↑	t ıvsh	SC0 to SC3 SI0 to SI3	load is C _L = 80 pF + 1 TTL	100		ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	t sнıx	SC0 to SC3 SI0 to SI3		60		ns	
Serial clock "H" pulse width	t shsl	SC0 to SC3		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	SC0 to SC3		4 t cp		ns	
$SCK \downarrow \to SOT$ delay time	t sLOV	SC0 to SC3 SO0 to SO3	External shift clock mode, output pin	_	150	ns	
Valid SIN → SCK ↑	t ıvsh	SC0 to SC3 SI0 to SI3	load is $C_L = 80 \text{ pF} + 1 \text{ TTL}$	60		ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	t sнıx	SC0 to SC3 SI0 to SI3		60		ns	

Notes: • These are the AC ratings for CLK synchronous mode.


- CV is the load capacitor connected to the pin for testing.
- tcp is the machine cycle period (unit = ns)



(5) Timer Input Timings

 $(Ta = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{V}_{DD}\text{-FIP} = \text{V}_{CC}\text{-CPU} = \text{AV}_{CC} = 3.0 \, \text{V} \text{ to } 3.6 \, \text{V}, \, \text{V}_{SS}\text{-IO} = \text{V}_{SS}\text{-CPU} = \text{AV}_{SS} = 0 \, \text{V})$


Parameter	Symbol	bol Pin Name Condi- Value		iui-		Unit	Remarks
Parameter	Syllibol	riii ivailie	tion	Min	Max	Oilit	Nemarks
Input pulse width	ttiwh, ttiwl	TIN0	_	4 tcp	_	ns	



(6) Timer Output Timings

 $(Ta = -40 \degree C \text{ to } +85 \degree C, V_{DD}-FIP = V_{CC}-CPU = AV_{CC} = 3.0 \text{ V to } 3.6 \text{ V}, V_{SS}-IO = V_{SS}-CPU = AV_{SS} = 0 \text{ V})$


Parameter	Symbol	Pin Name	Condition	Value		Unit	Remarks
Parameter	Symbol	i ili Naille	Condition	Min	Max	Uill	Remarks
CLK $\uparrow \rightarrow T_{OUT}$ change time	t TO	TO0	_	30	_	ns	



(7) Trigger Input Timings

 $(Ta = -40 \, ^{\circ}\text{C} \text{ to } +85 \, ^{\circ}\text{C}, \, \text{V}_{DD}\text{-FIP} = \text{V}_{CC}\text{-CPU} = \text{AV}_{CC} = 3.0 \, \text{V} \text{ to } 3.6 \, \text{V}, \, \text{V}_{SS}\text{-IO} = \text{V}_{SS}\text{-CPU} = \text{AV}_{SS} = 0 \, \text{V})$

Parameter	Symbol	Pin Name	Condition	Value		Unit	Remarks
				Min	Max	Offic	Remarks
Input pulse width	t trgl	INT0 to INT3	_	5 t CP	_	ns	In normal operation
				1		μs	In stop mode



5. Electrical Characteristics of A/D Converter


 $(Ta = -40 \, ^{\circ}\text{C to} + 85 \, ^{\circ}\text{C}, \, \text{Vcc-CPU} \leq \text{AVcc} = 3.0 \, \text{V to} \, 3.6 \, \text{V}, \, \text{Vss-CPU} = \text{Vss-IO} = \text{AVss} = 0 \, \text{V})$

Doromotor	Sym- bol	Pin Name	Value			I Incia	Demonto	
Parameter			Min	Тур	Max	Unit	Remarks	
Resolution		_	_	_	10	bit		
Total Error	_	_	_	_	±3.0	LSB		
Non-linear Error	_	_	_	_	±2.5	LSB		
Differential Linear Error	_	_	_	_	±1.9	LSB		
Zero Transition Voltage	Vот	AN0 to AN15	AVss - 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	1 LSB = AVcc/1024	
Full-scale Transition Voltage	V _{FST}	AN0 to AN15	AVcc - 3.5 LSB	AVcc - 1.5 LSB	AVcc + 0.5 LSB	mV	1 L3B = AVCC/1024	
Conversion Time (sampling + comparison)		_	98 tcp*2			ns	16 MHz Operation	
Sampling Time		_	32 tcp*2			ns	16 MHz Operation	
Comparison Time		_	66 tcp*2			ns	16 MHz Operation	
Analog Port Input Voltage	Iain	AN0 to AN15			10	μΑ		
Analog Input Voltage	Vain	AN0 to AN15	0	_	AVcc	V		
Reference Voltage		AVcc	3.0	_	AVcc	V		
Power Current	lΑ	AVcc	_	1	5	mA		
Power Current	Іан	AVcc	_	_	5	μΑ	*1	
Reference Voltage Supply	IR	AVcc		100	200	μΑ		
Current	IRH	AVcc	_	_	5	μΑ	*1	
Inter-channel Variance		AN0 to AN15			4	LSB		

^{*1 :} When the A/D converter is not operating, voltage when CPU stopped (at Vcc-cPU = AVcc = 3.3 V)

Notes: • Reference L value set permanently to Avss, and reference H side set permanently to Avcc. As Avcc decreases, relative error increases.


- Please use the output impedance of the external analog input circuit under the following conditions : External circuit output impedance \leq 10 k Ω
- An overly high external circuit output impedance could cause a lack of analog voltage sampling time.




^{*2 :} tcp signifies 1/internal operating frequency. With tcp at internal 16 MHz, 1/16 MHz = 62.5 ns.

■ SAMPLE CHARACTERISTICS


(1) "H" level output voltage





(2) "L" level output voltage



(3) "H" level input voltage/ "L" level input voltage (CMOS input)








■ ORDERING INFORMATION

Part NO.	Package	Remarks
MB90MF408PF MB90M408PF MB90M407PF	100-pin plastic QFP (FPT-100P-M06)	All FL output pins (FIP0 to FIP59) have pull downs
MB90MF408APF MB90M408APF MB90M407APF		Some FL output pins (FIP0 to FIP16) do not have pull downs. The remaining FL output pins (FIP17 to FIP59) have pull downs.

■ PACKAGE DIMENSIONS



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0203

© FUJITSU LIMITED Printed in Japan