

MAS9178

AM Receiver IC

- High Sensitivity
- Very Low Power Consumption
- Wide Supply Voltage Range
- Power Down Control
- Control for AGC On
- High Selectivity by Crystal Filter
- Fast Startup Feature

DESCRIPTION

MAS9178 AM-Receiver chip is а highly sensitive, simple to use AM receiver specially intended to receive time signals in the frequency range from 40 kHz to 100 kHz. Only a few external components are required for time signal receiver. The circuit has preamplifier, wide range automatic gain control, demodulator and output comparator built in. The output signal can be processed directly by an additional digital circuitry to extract the data from the received signal. The control for AGC (automatic gain control) can be used to switch AGC on or off if necessary. Unlike MAS1016A and

MAS1016B, MAS9178 does not require AGC control procedure in WWVB and JJY systems.

MAS9178A1 has differential input and internal 0.875 pF compensation capacitor for crystal shunt capacitance compensation.

MAS9178A5 requires external compensation capacitor for crystal shunt capacitance compensation.

It can be used with crystals that do not match with fixed 0.875 pF compensation capacitance of MAS9178A1.


FEATURES

- Highly Sensitive AM Receiver, 0.4 μV_{RMS} typ.
- Wide Supply Voltage Range from 1.1 V to 3.6 V
- Very Low Power Consumption
- Power Down Control
- Fast Startup
- Only a Few External Components Necessary
- Control for AGC On
- Wide Frequency Range from 40 kHz to 100 kHz
- High Selectivity by Quartz Crystal Filter

APPLICATIONS


- Time Signal Receiver WWVB (USA), JJY (Japan), DCF77 (Germany) and MSF (UK)
- Receiver for ASK Modulated Data Signals

BLOCK DIAGRAM





PAD LAYOUT



DIE size = 1.91 x 1.78 mm; PAD size = 100 x 100 μ m except for VSS PAD size 104 x 112 μ m

Note: Because the substrate of the die is internally connected to VDD, the die has to be connected to VDD or left floating. Please make sure that VDD is the first pad to be bonded. Pick-and-place and all component assembly are recommended to be performed in ESD protected area.

Note: Coordinates are pad center points where origin has been located in the center of VDD pad

Pad Identification	Name	X-coordinate	Y-coordinate	Note
Power Supply Voltage	VDD	0 μm	0 μm	
Quartz Filter Output for Crystal	QOP	306 μm	19 μm	
Quartz Filter Input for Crystal and External Compensation Capacitor	QI	549 μm	19 μm	
Quartz Filter Output for External Compensation Capacitor	QOM	866 μm	19 μm	
AGC Capacitor	AGC	1146 μm	19 μm	
Receiver Output	OUT	1389 μm	19 μm	1
Demodulator Capacitor	DEC	1389 μm	1428 μm	
AGC On Control	AON	1146 μm	1428 μm	2
Power Down Input	PDN	829 μm	1428 μm	3
Positive Receiver Input	RFP	586 μm	1428 μm	
Negative Receiver Input	RFM	269 μm	1428 μm	
Power Supply Ground	VSS	16 μm	1407 μm	

Notes:

- 1) OUT = VSS when carrier amplitude at maximum; OUT = VDD when carrier amplitude is reduced (modulated)
 - the output is a current source/sink with $|I_{OUT}| > 5 \mu A$
 - at power down the output is pulled to VSS (pull down switch)
- 2) AON = VSS means AGC off (hold current gain level); AON = VDD means AGC on (working)
 - Internal pull-up with current < 1 μA which is switched off at power down
- 3) PDN = VSS means receiver on: PDN = VDD means receiver off
 - Fast start-up is triggered when the receiver is after power down (PDN=VDD) controlled to power up (PDN=VSS) i.e. at the falling edge of PDN signal.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Min	Max	Unit
Supply Voltage	V_{DD} - V_{SS}		-0.3	5.0	V
Input Voltage	V _{IN}		V _{SS} -0.3	V _{DD} +0.3	V
Power Dissipation	P _{MAX}			100	mW
Operating Temperature	T _{OP}		-20	70	°C
Storage Temperature	T _{ST}		-40	120	°C

ELECTRICAL CHARACTERISTICS

Operating Conditions: VDD = 1.4V, Temperature = 25°C

Doromotor	Cumbal		perating Condition	1	· · ·	1
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating Voltage	V_{DD}		1.10		3.60	V
Current Consumption	I _{DD}	VDD=3.6 V, Vin=0 μV VDD=1.4 V, Vin=0 μV	56	76 66	95	μА
Stand-By Current	I _{DDoff}				0.1	μΑ
Input Frequency Range	f _{IN}		40		100	kHz
Minimum Input Voltage	V _{IN min}			0.4	1	μVrms
Maximum Input Voltage	V _{IN max}		20			mVrms
Input Levels I _{IN} <0.5 μA	V _{IL} V _{IH}		0.8 V _{DD}		0.2 V _{DD}	V
Output Current V _{OL} <0.2 V _{DD} ;V _{OH} >0.8 V _{DD}	I _{OUT}		5			μА
Output Pulse	T _{100ms}	$\begin{array}{c} 1 \; \mu Vrms \; \leq V_{\text{IN}} \leq \\ 20 \; mVrms \end{array}$	50		140	ms
	T _{200ms}	$\begin{array}{c} 1 \; \mu Vrms \; \leq V_{IN} \leq \\ 20 \; mVrms \end{array}$	150		230	ms
	T _{500ms}	$\begin{array}{c} 1 \; \mu Vrms \; \leq V_{IN} \leq \\ 20 \; mVrms \end{array}$	400	500	600	ms
	T _{800ms}	$\begin{array}{c} 1 \; \mu V rms \; \leq V_{IN} \leq \\ 20 \; m V rms \end{array}$	700	800	900	ms
Startup Time	T _{Start}	Fast Start-up Without Fast Start-up		12 3		s min
Output Delay Time	T _{Delay}			50	100	ms



TYPICAL APPLICATION




Figure 1 Application circuit of internal compensation capacitance version MAS9178A1.




Figure 2 Application circuit of external compensation capacitance version MAS9178A5.



TYPICAL APPLICATION (Continued)




Figure 3 Dual band application circuit of external compensation capacitance version MAS9178A5.

Note 1: Crystal

The crystal as well as ferrite antenna frequencies are chosen according to the time-signal system (Table 1). The crystal shunt capacitance C_0 should be matched as well as possible with the internal shunt capacitance compensation capacitor C_C =0.875 pF of MAS9178A1. External compensation pad QOM is unconnected in MAS9178A1. MAS9178A5 does not have internal compensation capacitance C_C and it requires use of external compensation capacitor C_{C_EXT} . It must be connected between pins QOM and QI (see figure 2). C_{C_EXT} should have equal value with crystal's effective shunt capacitance C_0 . External compensation version MAS9178A5 should be used when fixed 0.875 pF compensation capacitance of MAS9178A1 does not match well with used crystal's shunt capacitance.

It should be noted that grounded crystal package has reduced shunt capacitance. This value is about 85% of floating crystal shunt capacitance. PCB traces of crystal and external compensation capacitance should be kept at minimum to minimize additional parasitic capacitance which can cause capacitance mismatching.

In dual band receiver configuration the crystals can be connected in parallel thus external compensation capacitor value C_{C_EXT} must be sum of two crystals' shunt capacitances. Instead of parallel crystal connection it is also possible to connect other crystal from QOP pin and the other crystal from QOM pin to common QI pin (figure 3). In this circuit configuration no external compensation capacitor is required since the crystals compensate each other. The sensitivity of dual band receiver configuration will be lower than that of single band receiver configuration since the noise band width of crystal filter with two parallel crystals is double.

Time-Signal System	Location	Antenna Frequency	Recommended Crystal Frequency
DCF77	Germany	77.5 kHz	77.503 kHz
MSF	United Kingdom	60 kHz	60.003 kHz
WWVB	USA	60 kHz	60.003 kHz
JJY	Japan	40 kHz and 60 kHz	40.003 kHz and 60.003 kHz

Table 1 Time-Signal System Frequencies



TYPICAL APPLICATION (Continued)

Note 2: AGC Capacitor

The AGC and DEC capacitors must have low leakage currents due to very small 40 nA signal currents through the capacitors. The insulation resistance of these capacitors should be higher than 70 M Ω . Also probes with at least 100 M Ω impedance should be used for voltage probing of AGC and DEC pins. Electrolyte capacitors cannot be used due to their large leakage current. Instead low leakage tantalum capacitor can be used as AGC capacitor. DEC capacitor can be low leakage chip capacitor.

Note 3: Power Down / Fast Startup Control


Both power down and fast startup are controlled using the PDN pin. The device is in power down (turned off) if PDN = VDD and in power up (turned on) if PDN = VSS. Fast startup is triggered by the falling edge of PDN signal, i.e., controlling device from power down to power up. The startup time without using the fast startup control can be several minutes but with fast startup it is shortened typically to 12 s.

Note 4: Optional Control for AGC On/Hold

AON control pin has internal pull up which turns AGC circuit on all the time if AON pin is left unconnected. Optionally AON control can be used to hold and release AGC circuit. Stepper motor drive etc. can produce disturbing amount of noise which can shift the input amplifier gain to unoptimal level. This can be avoided by controlling AGC hold (AON=VSS) during stepper motor drive periods and releasing AGC (AON=VDD) when motors are not driven.



SAMPLES IN SBDIL 20 PACKAGE



PIN DESCRIPTION

Pin Name	Pin	Type	Function	Note
VDD	1	Р	Positive Power Supply	
NC	2			
QOP	3	AO	Quartz Filter Output for Crystal	
NC	4			1
QI	5	Al	Quartz Filter Input for Crystal and External Compensation Capacitor	
NC	6			1
QOM	7	AO	Quartz Filter Output for External Compensation Capacitor	
NC	8			
AGC	9	AO	AGC Capacitor	
NC	10			
OUT	11	DO	Receiver Output	2
NC	12			
DEC	13	AO	Demodulator Capacitor	
AON	14	DI	AGC On Control	3
PDN	15	Al	Power Down Input	4
NC	16			
RFP	17	Al	Positive Receiver Input	
RFM	18	Al	Negative Receiver Input	
NC	19			
VSS	20	G	Power Supply Ground	

Notes:

- 1) Pins 4 and 6 around quartz crystal filter input pins must be connected to VSS to eliminate DIL package leadframe parasitic capacitances disturbing the crystal filter performance. All other NC (Not Connected) pins are also recommended to be connected to VSS to minimize noise coupling.
- 2) OUT = VSS when carrier amplitude at maximum; OUT = VDD when carrier amplitude is reduced (modulated)
 - the output is a current source/sink with |I_{OUT}| > 5 μA
 - at power down the output is pulled to VSS (pull down switch)
- 3) AON = VSS means AGC off (hold current gain level); AON = VDD means AGC on (working)
 - Internal pull-up with current < 1 μ A which is switched off at power down
- 4) PDN = VSS means receiver on; PDN = VDD means receiver off
 - Fast start-up is triggered when the receiver is after power down (PDN=VDD) controlled to power up (PDN=VSS) i.e. at the falling edge of PDN signal.



SAMPLE INFORMATION

Product Code	Product	Description	Capacitance Option
MAS9178A1TB00.01	AM-Receiver IC with Differential Input	EWS-tested wafer, Thickness 480 μm.	C _C = 0.875 pF
MAS9178A5TB00.01	AM-Receiver IC with Differential Input	EWS-tested wafer, Thickness 480 μm.	External Compensation Capacitor
MAS9178A1TC00.01	AM-Receiver IC with Differential Input	EWS-tested wafer, Thickness 400 µm.	$C_{\rm C} = 0.875 \rm pF$
MAS9178A5TC00.01	AM-Receiver IC with Differential Input	EWS-tested wafer, Thickness 400 μm.	External Compensation Capacitor

LOCAL DIS	LOCAL DISTRIBUTOR					

MICRO ANALOG SYSTEMS OY CONTACTS

Micro Analog Systems Oy	Tel. +358 9 80 521
Kamreerintie 2, P.O. Box 51	Fax +358 9 805 3213
FIN-02771 Espoo, FINLAND	http://www.mas-oy.com

NOTICE

Micro Analog Systems Oy reserves the right to make changes to the products contained in this data sheet in order to improve the design or performance and to supply the best possible products. Micro Analog Systems Oy assumes no responsibility for the use of any circuits shown in this data sheet, conveys no license under any patent or other rights unless otherwise specified in this data sheet, and makes no claim that the circuits are free from patent infringement. Applications for any devices shown in this data sheet are for illustration only and Micro Analog Systems Oy makes no claim or warranty that such applications will be suitable for the use specified without further testing or modification.