w.DataSheet4U.co

OKI semiconductor


MSM16831

1,024-Bit SERIAL E2PROM

FEATURES:


- CMOS Floating Gate Technology
- Single +3-volt supply
- Eight pin plastic package
- 64 × 16 or 128 × 8 user selectable serial memory
- Compatible with CATALYST CAT33C101
- Self-timed programming cycle with Auto-erase
- Word and chip erasable
- Operating range 0°C to 70°C
- 10,000 erase/write cycles for each address
- 10 year data retention
- Power-up inadvertent write protection

PIN CONFIGURATION



7.0	PIN FUNCTIONS							
CS SK DI DO Vcc	Chip Select Clock Input Serial Data Input Serial Data Output +3 V Power Supply	ORG Memory Array Organization Selection Input. When the ORG pin is connected to V_{∞} the 64 \times 16 organization is selected. When it is connected to ground, the 128 \times 8 organization is selected.						
NC GND	No Connection Ground	garization is solution.						

BLOCK DIAGRAM



	INSTRUCTION SET							
Comments	Data		Address			Start		
<u> </u>	64 x16	128 x 8	64 x 16	128 x 8	Opcode	Bit	Instruction	
READ Address A,-A			A5-A0	A6-Ao	1 0	1	READ	
ERASE Address A _N -A			A5-A0	A6-A0	1 1	1	ERASE	
WRITE Address A,-A	A15-A0	A7-A0	A 5- A 0	A6-A0	0 1	1	WRITE	
Program Enable			11xxxx	11xxxxx	0.0	1	EWEN	
Program Disable	ļ		00xxx	00xxxx	0.0	1	EWDS	
Erase All Addresses			10xxx	10xxxxx	0 0	1	ERAL	
Program All Addresses	A15-A0	A 7- A 0	01xxxx	01xxxxx	0.0	1	WRAL	

Power-On Data Protection Circuitry: During power-up, all modes of operation except READ mode are inhibited until Vcc reaches a level of approximately 2.5 V. During power-down, the source data protection circuitry inhibits all modes except READ when Vcc falls below the voltage range of approximately 2.5 V.

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Value	Unit
Supply Voltage	Vcc		-0.3 ~ 7	V
Input Voltage	Vi	Ta = 25°C	-0.3 ~ VCC + 0.3	v
Output Voltage	Vo		-0.3 ~ VCC + 0.3	V
Storage Temperature	Тѕтс		-55 ~+150	°C

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as recommended. Exposure to ABSOLUTE MAXIMUM RATINGS for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE

Parameter	Symbol	Range	Unit
Supply Voltage	Vcc	3 ± 10%	٧
Temperature Range	Ta	0 ~ 70	°C
Data Hold Temperature	Ta	0 ~ 70	°C

DC CHARACTERISTICS

(Vcc = 2.7V to 3.3V, Ta = 0°C ~ 70°C, unless otherwise specified.)

Parameter	Symbol	Condition		Min	Max	Unit
Supply Voltage	Vcc			2.7	3.3	٧
D	Icc1	Write	Vcc = 3.0V CS = 3.0V DI = SK = 0.0V DO = OPEN		2	mA
Power Supply Current		Read			0.5	
	Icc2	DO	= 3.3 V CS = 0 = ORG = OPEN = 0 SK = 0		50	μΑ
"L" Input Voltage	VIL			-0.1	0.3	٧
"H" Input Voltage	Vıн			Vcc-0.3	Vcc+1	٧
"L" Output Voltage	Vol	lou	. = 10 μΑ		0.3	٧
"H" Output Voltage	Vон	Юн	ı = -10 μA	Vcc-0.3		٧
Input Leakage Current	lu .	Vin	= Vcc +0.1V		10	μA
Output Leakage Current Lo		Vou	t = Vcc CS = 0		10	μА


CHARACTERISTICS

 $(Vcc = 2.7V to 3.3V, Ta = 0^{\circ}C \sim 70^{\circ}C)$

Parameter	Description	Test Condition	Min	Тур	Max	Unit
tcss	CS Set up Time		0.2			μs
tсsн	CS Hold Time		0			μs
tois	DI Setup Time		0.4			μs
tын	DI Hold Time		0.4			μs
tPD1	Output Delay to 1	CL = 100pF			2	μs
tPD0	Output Delay to 0	See Note 1			2	μs
tHZ	Output Delay to HiZ				0.4	μs
tew	Erase / Write Pulse Width				20	ms
tcsmin	Min CS Low Time	1,		1		μs
tsкні	Min SK High Time			1		μs
tsklow	Min SK Low Time			1		μs
tsv	Output Delay to Status Valid	C _L = 100 pF			1	μs
SKMAX	Maximum Frequency			0	250	kHz

Note 1: All timing measurements are defined at the point of signal crossing Vcc / 2.

Synchronous Timing



DEVICE OPERATION


The MSM16831 has 7 instructions that allow it to read, erase, or write. Each instruction consists of a start bit logical 1, an opcode field (2 bits or 4 bits) and an address field (6 or 7 bits).

The DO pin is a multiplexed pin. It is used as Data Out during the Read mode. It can also be used as a Ready Busy status indicator in programming mode. In all the other modes DO is tri-stated.

During power-up, all modes of operation are disabled and the device comes up in a program disabled state. An EWEN instruction must be issued before starting to program.

At power-down, when Vcc falls below a level of approximately 2.5 V, the data protection circuitry inhibits operation, except READ mode, and an EWDS instruction is executed internally.


READ



Organization	An	DN		
128 × 8	A 6	D7		
64 × 16	A 5	D ₁₅		

The READ instruction reads the contents of the addressed register. It outputs data serially on the DO pin. After the instruction is decoded, a dummy bit (logical 0) precedes the output data string.


EWEN/EWDS (Erase Write Enable/Erase Write Disable)



After power-up and before starting any programming instruction the EWEN instruction must be issued. Once it is issued, it remains active until an EWDS instruction takes place. The EWDS instruction prevents any accidental programming of the part. The READ instruction is independent from the EWEN and EWDS instructions.


8

ERASE



After an ERASE instruction is shifted in, CS is dropped low. This sets the beginning of the self timed erase sequence. If CS is then brought high (after observing $t_{\rm cs}$ spec) the DO pin acts as a status indicator. It remains low so long as the chip is programming. It goes high after all the bits of the addressed register are set to a logical 1.


WRITE



After a WRITE instruction is shifted in with the corresponding 8 bits or 16 bits of data, CS is dropped low. This sets the beginning of the self timed programming sequence. If CS is brought high during the programming time (after observing the tos specification), the DO pin acts as a status indicator – it remains low so long as the chip is programming. It goes high after all the bits of the addressed register are set to their proper value. With the MSM16831 it is NOT necessary to erase a memory location before the WRITE instruction.


Organization	An	DΝ		
128 × 8	A ₆	D7		
64 × 16	A 5	D15		

ERAL (Erase Ali)



The ERAL instruction erases the whole chip. Except for its different opcode, the ERAL instruction is identical to the ERASE instruction.

WRAL (Write All)



The WRAL instruction writes to all the registers simultaneously. All the registers must be erased before a WRAL operation. Except for its different opcode, the WRAL instruction is identical to the WRITE instruction.

R