

I/O Type 8-Bit MTP MCU With EEPROM

Technical Document

- Tools Information
- FAQs
- <u>Application Note</u>
 - HA0086E HT48E MCU Series Using Assembly Language to Write to the 1K EEPROM Data Memory
 - HA0087E HT48E MCU Series Using C Language to Write to the 1K EEPROM Data Memory
 - HA0088E HT48E MCU Series Using Assembly Language to Write to the 2K EEPROM Data Memory
 - HA0089E HT48E MCU Series Using C Language to Write to the 2K EEPROM Data Memory

Features

- Operating voltage: f_{SYS}=4MHz: 2.2V~5.5V f_{SYS}=8MHz: 3.3V~5.5V
- Low voltage reset function
- 19 bidirectional I/O lines (max.)
- Interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 8-stage prescaler
- On-chip crystal and RC oscillator
- · Watchdog Timer
- 1,000 erase/write cycles MTP program memory
- 1024×14 program memory ROM (MTP)
- 128×8 data memory EEPROM
- 64×8 data memory RAM

- Buzzer driving pair and PFD supported
- HALT function and wake-up feature reduce power consumption
- 4-level subroutine nesting
- Up to 0.5 μs instruction cycle with 8MHz system clock at V_DD=5V
- Bit manipulation instruction
- 14-bit table read instruction
- 63 powerful instructions
- 10⁶ erase/write cycles EEPROM data memory
- EEPROM data retention > 10 years
- · All instructions in one or two machine cycles
- In system programming (ISP)
- 24-pin SKDIP/SOP package


General Description

The HT48E10 is an 8-bit high performance, RISC architecture microcontroller device specifically designed for multiple I/O control product applications.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and wake-up functions, watchdog timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.



Block Diagram



Pin Assignment

			1						
PB5 🗆	1	24	□ PB6						
PB4 🗆	2	23] PB7						
PA3 🗆	3	22	🗆 PA4						
PA2 🗆	4	21	🗆 PA5						
PA1 🗆	5	20	🗆 PA6						
PA0 🗆	6	19	🗆 PA7						
PB3 🗆	7	18	□ OSC2						
PB2 🗆	8	17	□ OSC1						
PB1/BZ	9	16							
PB0/BZ	10	15	RES						
VSS 🗆	11	14	□ PC2						
PC0/INT	12	13	DPC1/TMR						
HT48E10									
- 24	SKDIP-A								
- 24	SKUIP-A	/30	Р-А						



Pad Description

Pad Name	I/O	Options	Description
PA0~PA7	I/O	Pull-high* Wake-up Schmitt trigger Input	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by options. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options).
PB0/BZ PB1/BZ PB2~PB7	I/O	Pull-high* PB0 or BZ PB1 or BZ	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$, respectively. Once the PB0 or PB1 is selected as buzzer driving outputs, the output signals come from an internal PFD generator (shared with timer/event counter).
VSS	_	_	Negative power supply, ground
PC0/INT PC1/TMR PC2	I/O	Pull-high*	Bidirectional I/O lines. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by 1-bit pull-high options). The external interrupt and timer input are pin-shared with PC0 and PC1, respectively. The external interrupt input is activated on a high to low transition.
RES	Ι	—	Schmitt trigger reset input. Active low.
VDD	_		Positive power supply
OSC1 OSC2	I O	Crystal or RC	OSC1and OSC2 are connected to an RC network or Crystal (determined by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock.

Note: "*" All pull-high resistors are controlled by an option bit.

Absolute Maximum Ratings

Supply VoltageV_SS-0.3V to V_SS+6.0V	Storage Temperature–50°C to 125°C
Input VoltageV_{SS}=0.3V to V_{DD}+0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Cumula al	bol Parameter -		Test Conditions	Min	-		11
Symbol			Conditions	Min.	Тур.	Max.	Unit
V			f _{SYS} =4MHz	2.2	_	5.5	V
V _{DD}	Operating Voltage		f _{SYS} =8MHz	3.3	_	5.5	V
				_	0.6	1.5	mA
I _{DD1}	DD1 Operating Current (Crystal OSC)	5V	No load, f _{SYS} =4MHz	_	2	4	mA
				_	0.8	1.5	mA
I _{DD2}	Operating Current (RC OSC)	5V	No load, f _{SYS} =4MHz	_	2.5	4	mA
I _{DD3}	Operating Current (Crystal OSC, RC OSC)	5V	No load, f _{SYS} =8MHz	_	4	8	mA
1		3V		_	_	10	μA
I _{STB1}	Standby Current (WDT Enabled)	5V	No load*, system HALT	_	_	15	μA

Ta=25°C



Ta=25°C

Symbol	Parameter		Test Conditions	Min.	True	Max.	Unit	
Symbol	Falameter	V _{DD}	V _{DD} Conditions		Тур.	Wax.	Unit	
1	Standby Current (MDT Dischlad)	3V				3	μA	
I _{STB2}	Standby Current (WDT Disabled)	5V	No load*, system HALT	_		5	μA	
V _{IL1}	Input Low Voltage for I/O Ports			0		$0.3V_{DD}$	V	
V _{IH1}	Input High Voltage for I/O Ports	_	_	$0.7V_{DD}$		V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)		_	0		$0.4V_{DD}$	V	
V _{IH2}	Input High Voltage (RES)		_	$0.9V_{DD}$		V _{DD}	V	
V _{LVR}	Low Voltage Reset Voltage		LVR enabled	2.7	3.0	3.3	V	
	1/O Dart Sink Comant	3V		4	8	_	mA	
I _{OL}	I/O Port Sink Current	5V	V _{OL} =0.1V _{DD}	10	20	_	mA	
		3V	× −0.0×	-2	-4	_	mA	
ЮН	OH I/O Port Source Current		V _{OH} =0.9V _{DD}	-5	-10	_	mA	
Р	Dull high Desistance	3V	_	20	60	100	kΩ	
R _{PH}	Pull-high Resistance	5V		10	30	50	kΩ	

Note: "*" All tests are conducted with the I/O pins setup as outputs and set to a low value.

A.C. Characteristics

Test Conditions Symbol Parameter Min. Max. Unit Тур. Conditions V_{DD} 2.2V~5.5V 400 4000 kHz ____ ____ f_{SYS1} System Clock (Crystal OSC) 3.3V~5.5V 400 8000 kHz ____ ____ 2.2V~5.5V 400 4000 kHz ____ f_{SYS2} System Clock (RC OSC) 3.3V~5.5V 400 8000 kHz ____ ____ 2.2V~5.5V 0 4000 kHz ____ ____ **f**_{TIMER} Timer I/P Frequency (TMR) 3.3V~5.5V 0 8000 kHz ____ ____ 3V 45 90 180 μs Watchdog Oscillator Period t_{WDTOSC} 5V 32 65 130 μs ____ 3V 11 23 46 ms Watchdog Time-out Period Without WDT prescaler t_{WDT1} (WDT OSC) 5V 8 17 33 ms Watchdog Time-out Period 1024 Without WDT prescaler t_{SYS} t_{WDT2} ____ ____ (System Clock) t_{RES} External Reset Low Pulse Width 1 ____ μs System Start-up Timer Period Wake-up from HALT 1024 t_{SST} ____ ____ ____ t_{SYS} Interrupt Pulse Width t_{INT} 1 ____ ____ ____ ____ μs



Functional Description

Execution Flow

The HT48E10 system clock is derived from either a crystal or an RC oscillator and is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. This pipelining scheme ensures that instructions are effectively executed in one cycle. If an instruction changes the contents of the program counter, such as subroutine calls or jumps, in which case, two cycles are required to complete the instruction.

Program Counter – PC

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading into the PCL register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupt, the PC manages the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the 256 locations.

When a control transfer takes place, an additional dummy cycle is required.



Mode	Program Counter									
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	1	0	0	0
Skip	Program Counter+2									
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Execution Flow

Program Counter

Note: *9~*0: Program counter bits

#9~#0: Instruction code bits

S9~S0: Stack register bits

@7~@0: PCL bits



In System Programming

In system programming allows programming and reprogramming of HT48EXX microcontroller on application circuit board, this will save time and money, both during development in the lab. Using a simple 3-wire interface, the ISP communicates serially with the HT48EXX microcontroller, reprogramming program memory and EEPROM data memory on the chip.


Pin Name	Function	Description
PA0	SDATA	Serial data input/output
PA4	SCLK	Serial clock input
RES	RESET	Device reset
VDD	VDD	Power supply
VSS	VSS	Ground

ISP Pin Assignments

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 1024×14 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:



Program Memory

Location 000H

This area is reserved for program initialization. After a chip reset, the program always begins execution at location 000H.

• Location 004H

This area is reserved for the external interrupt service program. If the \overline{INT} input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

Table location

Any location in the program memory space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 2-bit words are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending on the requirements.

Instruction	Table Location									
instruction	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

P9~P8: Current program counter bits

Note: *9~*0: Table location bits

@7~@0: Table pointer bits



Stack Register – STACK

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 4 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.


If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent four return addresses are stored).

Data Memory – RAM

The data memory has a capacity of 81×8 bits and is divided into two functional groups: special function registers and general purpose data memory (64×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing registers (R0;00H), timer/event counter (TMR;0DH), timer/event counter control register (TMRC;0EH), program counter lower-order byte register (PCL;06H), memory pointer registers (MP;01H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H) and I/O control registers (PAC;13H, PBC;15H, PCC;17H). The remaining space before the 40H is reserved for future expanded usage and reading these locations will return the result "00H". The general purpose data memory, addressed from 40H to 7FH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP). The control register of the EEPROM data memory is located at [40H] in Bank 1.



RAM Mapping

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation on [00H] and [02H] access the RAM pointed to by MP0 (01H) and MP1 (03H), respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 7-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0 can only be applied to data memory in Bank 0, while MP1 can be applied to data memory in Bank 0 and Bank 1.

Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. Data movement between two data memory locations must pass through the accumulator.



Arithmetic and logic unit – ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results from those intended. The TO flag can be affected only by a system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PDF flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing a subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine may corrupt the status register, precautions must be taken to save it properly.

Interrupt

The device provides an external and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which may corrupt the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the INT and the related interrupt request flag (EIF; bit 4 of the INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of the INTC), caused by a timer overflow.

Bit No.	Label	Function
0	С	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
1	AC	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
2	Z	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
3	OV	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
4	PDF	PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
5	то	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
6~7		Unused bit, read as "0"

Status (0AH) Register



Bit No.	Label	Function			
0	EMI	Controls the master (global) interrupt (1= enable; 0= disable)			
1	EEI	ntrols the external interrupt (1= enable; 0= disable)			
2	ETI	ontrols the Timer/Event Counter 0 interrupt (1= enable; 0= disable)			
3, 6~7		Unused bit, read as "0"			
4	EIF	External interrupt request flag (1= active; 0= inactive)			
5	TF	ternal Timer/Event Counter 0 request flag (1= active; 0= inactive)			

INTC (0BH) Register

When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


Interrupt Source	Priority	Vector
External Interrupt	1	04H
Timer/Event Counter Overflow	2	08H

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), enable timer/event counter interrupt bit (ETI), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

Oscillator Configuration

There are 2 oscillator circuits in the microcontroller.



System Oscillator

All of them are designed for system clocks, namely, external RC oscillator and external Crystal oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required and the resistance must range from $24k\Omega$ to $1M\Omega$. The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If a crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. In stead of a crystal, a resonator can also be connected between OSC1 and OSC2 to obtain a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode and the system clock is stopped, the oscillator still works within a period of $65\mu s$ at 5V. The WDT oscillator can be disabled by options to conserve power.



HT48E10

Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator), instruction clock (system clock divided by 4), determines the options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by options. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal WDT oscillator (RC oscillator with a period of 65us at 5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 18.4ms at 5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.4s at 5V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by an external logic. The high nibble and bit 3 of the WDTS are reserved for user's defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128

WDTS (09H) Register


The WDT overflow under normal operation will initialize a "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the Program Counter and SP are reset to zero. To clear the WDT contents (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction includes "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instructions, only one can be active depending on the option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times is equal to one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times is equal to two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following:

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PDF flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PDF flags are examined, the cause for chip reset can be determined. The PDF flag is cleared by a system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and SP; the others remain in their original status.



Watchdog Timer



The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake-up the device by options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, a regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 (system clock period) to resume to normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset can occur:


- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation


The time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the Program Counter and Stack Pointer, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PDF and TO flags, the program can distinguish between different "chip resets".

то	PDF	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: "u" stands for unchanged


To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra delay of 1024 system clock pulses when the system resets (power-up, WDT time-out or $\overrightarrow{\mathsf{RES}}$ reset) or the system awakes from the HALT state.





Reset Circuit

Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.



Reset Configuration

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable an SST delay.

An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or $\overline{\text{RES}}$ reset).

The functional unit chip reset status are shown below.

Program Counter	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
Stack Pointer	Points to the top of the stack



Register	Reset (Power-on)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
MP0	-xxx xxxx	-นนน นนนน	-นนน นนนน	-uuu uuuu	-uuu uuuu
MP1	-xxx xxxx	-uuu uuuu	-นนน นนนน	-uuu uuuu	-uuu uuuu
BP	0000 0000	0000 0000	0000 0000	0000 0000	นนนน นนนน
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
Program Counter	000H	000H	000H	000H	000H
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	00 -000	00 -000	00 -000	00 -000	uu -uuu
TMR	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	นน-น นนนน
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PB	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	111	111	111	111	uuu
PCC	111	111	111	111	uuu
EECR	1000	1000	1000	1000	uuuu

The registers status is summarized in the following table.

Note: "*" stands for "warm reset"

"u" stands for "unchanged"

"x" stands for "unknown"

Timer/Event Counter

A timer/event counter (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or from the system clock.

Using an external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

The timer/event counter can generate PFD signals by using external or internal clock and the PFD frequency is determine by the equation $f_{INT}/[2\times(256-N)]$.

There are two registers related to the timer/event counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing to TMR makes the starting value be placed in the timer/event counter preload register and reading TMR retrieves the contents of the timer/event counter. The TMRC is a timer/event counter control register, which defines some options. The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the f_{INT} clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the f_{INT} clock.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once over-flow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of the INTC) at the same time.


In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR has received a transient from low to high (or high to low if the TE bit is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of the TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a "0" to ETI can disable the corresponding interrupt services.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs. When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may result in a counting error, this must be taken into consideration by the programmer.

Bit0~bit2 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of the timer/event counter. The definitions are as shown. The overflow signal of the timer/event counter can be used to generate PFD signals for buzzer driving.

Bit No.	Label	Function
0~2	PSC0~PSC2	$ \begin{array}{l} \label{eq:2.1} \mbox{Defines the prescaler stages, PSC2, PSC1, PSC0=} \\ \mbox{000: } f_{INT} = f_{SYS}/2 \\ \mbox{001: } f_{INT} = f_{SYS}/4 \\ \mbox{010: } f_{INT} = f_{SYS}/8 \\ \mbox{011: } f_{INT} = f_{SYS}/16 \\ \mbox{100: } f_{INT} = f_{SYS}/32 \\ \mbox{101: } f_{INT} = f_{SYS}/64 \\ \mbox{110: } f_{INT} = f_{SYS}/128 \\ \mbox{111: } f_{INT} = f_{SYS}/256 \\ \end{array} $
3	TE	Defines the TMR active edge of the timer/event counter: In Event Counter Mode (TM1,TM0)=(0,1): 1:count on falling edge; 0:count on rising edge In Pulse Width measurement mode (TM1,TM0)=(1,1): 1: start counting on the rising edge, stop on the falling edge; 0: start counting on the falling edge, stop on the rising edge
4	TON	Enable or disable timer 0 counting (0=disable; 1=enable)
5	_	Unused bit, read as "0"
6 7	TMO TM1	Defines the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC (0EH) Register



Timer/Event Counter



Input/Output Ports

There are 19 bidirectional input/output lines in the microcontroller, labeled from PA to PC, which are mapped to the data memory of [12H], [14H], [16H], respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 16H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically under software control. To function as an input, the corresponding latch of the control register must write a "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H and 17H.

After a chip reset, these input/output lines remain at high levels or in a floating state (depending on the pull-high

options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 16H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest 5-bit of port C is not physically implemented; on reading them a "0" is returned whereas writing results in no operation. See Application note.

There is a pull-high option available for all I/O lines (bit option). Once the pull-high option of an I/O line is selected, the I/O line has a pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.

The PB0 and PB1 are pin-shared with BZ and $\overline{\text{BZ}}$, respectively. If the BZ/ $\overline{\text{BZ}}$ option is selected, the output signal in output mode of PB0/PB1 will be the PFD signal generated by the Timer/Event Counter 0 overflow signal. The input mode always remain in its original functions. Once the BZ/ $\overline{\text{BZ}}$ option is selected, the buzzer output signals are controlled by the PB0 data register only.

PB0 I/O	I	I	0	0	0	0	0	0	0	0
PB1 I/O	I	0	I	I	I	0	0	0	0	0
PB0 Mode	х	х	С	В	В	С	В	В	В	В
PB1 Mode	х	С	x	х	х	С	С	С	В	В
PB0 Data	х	x	D	0	1	D ₀	0	1	0	1
PB1 Data	х	D	x	х	х	D ₁	D	D	x	х
PB0 Pad Status	I	I	D	0	В	D ₀	0	В	0	В
PB1 Pad Status	Ι	D	I	I	I	D ₁	D	D	0	В


The I/O functions of PB0/PB1 are shown below.

Note: "I" input, "O" output, "D, D₀, D₁" data, "B" buzzer option, BZ or BZ, "x" don't care

"B" buzzer option, BZ or BZ

"C" CMOS output





input/output i oit.

The PC0 and PC1 are pin-shared with $\overline{\text{INT}}$ and TMR pins, respectively.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.


Low Voltage Reset – LVR

The HT48E10 provides a low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage drops to within the range 0.9V~V_{LVR}, such as when changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:


- The low voltage (0.9V~VLVR) has to remain in its original state for longer than 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and will not perform a reset function.
- The LVR uses an "OR" function with the external RES signal to perform a chip reset.

The relationship between V_{DD} and V_{LVR} is shown below.



Note: V_{OPR} is the voltage range for proper chip operation at 4MHz system clock.






- Note: *1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before starting the normal operation.
 - *2: Since low voltage state has to be maintained its original state for longer than 1ms, therefore after 1ms delay, the device enters the reset mode.

EEPROM Data Memory

The 128×8 bits EEPROM data memory is readable and writable during normal operation. It is indirectly addressed through the control register EECR ([40H] in Bank 1). The EECR can be read and written to only by indirect addressing mode using MP1.

Bit No.	Label	Function		
0~3		Unused bit, read as "0"		
4	CS	EEPROM data memory select		
5	SK	Serial clock input to EEPROM data memory		
6	DI	Serial data input to EEPROM data memory		
7	DO	Serial data output from EEPROM data memory		

EECR (40H) Register



EEPROM Data Memory Block Diagram




The EEPROM data memory is accessed via a three-wire serial communication interface by writing to EECR. It is arranged into 128 words by 8 bits. The EEPROM data memory contains seven instructions: READ, ERASE, WRITE, EWEN, EWDS, ERAL and WRAL. These instructions are all made up of 10 bits data: 1 start bit, 2 op-code bits and 7 address bits.

By writing CS, SK and DI, these instructions can be given to the EEPROM. These serial instruction data presented at the DI will be written into the EEPROM data

memory at the rising edge of SK. During the READ cycle, DO acts as the data output and during the WRITE or ERASE cycle, DO indicates the BUSY/READY status. When the DO is active for read data or as a BUSY/ READY indicator the CS pin must be high; otherwise DO will be in a high state. For successful instructions, CS must be low after the instruction is sent. After power-on, the device is by default in the EWDS state. An EWEN instruction must be performed before any ERASE or WRITE instruction can be executed.

The following are the functional descriptions and timing diagrams of all seven instructions.



EECR A.C. Characteristics

Symbol	Parameter	V _{CC} =5	V±10%	V _{CC} =2.2	Unit	
Symbol	Farameter	Min.	Max.	Min.	Max.	Unit
f _{SK}	Clock Frequency	0	2	0	1	MHz
t _{SKH}	SK High Time	250		500	_	ns
t _{SKL}	SK Low Time	250		500		ns
t _{CSS}	CS Setup Time	50		100	_	ns
t _{CSH}	CS Hold Time	0		0		ns
t _{CDS}	CS Deselect Time	250		250	_	ns
t _{DIS}	DI Setup Time	100		200	_	ns
t _{DIH}	DI Hold Time	100		200	_	ns
t _{PD1}	DO Delay to "1"	_	250		500	ns
t _{PD0}	DO Delay to "0"		250		500	ns
t _{SV}	Status Valid Time		250		250	ns
t _{HZ}	DO Disable Time	100		200		ns
t _{PR}	Write Cycle Time Per Word		2		5	ms

Ta=25°C



READ

The READ instruction will stream out data at a specified address on the DO. The data on DO changes during the low-to-high edge of SK. The 8 bits data stream is preceded by a logical "0" dummy bit. Irrespective of the condition of the EWEN or EWDS instruction, the READ command is always valid and independent of these two instructions. After the data word has been read the internal address will be automatically incremented by 1 allowing the next consecutive data word to be read out without entering further address data. The address will wrap around with CS High until CS returns to Low.

EWEN/EWDS

The EWEN/EWDS instruction will enable or disable the programming capabilities. At both the power-on and power off state the device automatically enters the disable mode. Before a WRITE, ERASE, WRAL or ERAL instruction is given, the programming enable instruction EWEN must be issued, otherwise the ERASE/WRITE instruction is invalid. After the EWEN instruction is issued, the programming enable condition remains until power is turned off or an EWDS instruction is given. No data can be written into the EEPROM data memory in the programming disabled state. By so doing, the internal memory data can be protected.

ERASE

The ERASE instruction erases data at the specified addresses in the programming enable mode. After the ERASE op-code and the specified address have been issued, the data erase is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the internal erase, so the SK clock is not required. During the internal erase, the busy/ready status can be verified if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instructions can be executed.

WRITE


The WRITE instruction writes data into the EEPROM data memory at the specified addresses in the programming enable mode. After the WRITE op-code and the specified address and data have been issued, the data writing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the internal writing, so the SK clock is not required. The auto-timing write cycle includes an automatic erase-before-write capability. So, it is not necessary to erase data before the WRITE instruction. During the internal writing, we can verify the busy/ready status if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instructions can be executed.

ERAL

The ERAL instruction erases the entire 128×8 memory cells to a logical "1" state in the programming enable mode. After the erase-all instruction set has been issued, the data erase feature is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signal for the erase-all operation, so the SK clock is not required. During the internal erase-all operation, the busy/ready status can be verified if CS is high. The DO will remain low but when the operation is over, the DO will return to high and further instruction can be executed.

WRAL

The WRAL instruction writes data into the entire 128×8 memory cells in the programming enable mode. After the write-all instruction set has been issued, the data writing is activated by the falling edge of CS. Since the internal auto-timing generator provides all timing signals for the write-all operation, so the SK clock is not required. During the internal write-all operation, the busy/ready status can be verified if CS is high. The DO will remain low but when the operation is over the DO will return to high and further instruction can be executed.




EECR Control Timing Diagrams


• READ




• EWEN/EWDS




WRITE



• ERASE




• ERAL





• WRAL



EEPROM Data Memory Instruction Set Summary

Instruction	Comments	Start bit	Op Code	Address	Data
READ	Read data	1	10	A6~A0	D7~D0
ERASE	Erase data	1	11	A6~A0	_
WRITE	Write data	1	01	A6~A0	D7~D0
EWEN	Erase/Write Enable	1	00	11XXXXX	—
EWDS	Erase/Write Disable	1	00	00XXXXX	_
ERAL	Erase All	1	00	10XXXXX	_
WRAL	Write All	1	00	01XXXXX	D7~D0

Note: "X" stands for "don't care"


Options

The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure having a properly functioning system.

Items	Options
1	WDT clock source: WDTOSC or f _{SYS} /4 or disable
2	CLRWDT instruction: one or two instruction(s)
3	Timer/event counter clock source: f _{SYS}
4	PA wake-up
5	PA CMOS/Schmitt input
6	PA pull-high enable or disable
7	PB pull-high enable or disable
8	PC pull-high enable or disable
9	BZ/BZ enable or disable
10	LVR function: enable or disable
11	System oscillator: RC or crystal



Application Circuits



The following table shows the C1, C2 and R1 values corresponding to the different crystal values. (For reference only)

Crystal or Resonator	C1, C2	R1
4MHz Crystal	0pF	10kΩ
4MHz Resonator	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator	25pF	10kΩ
2MHz Crystal & Resonator	25pF	10kΩ
1MHz Crystal	35pF	27 kΩ
480kHz Resonator	300pF	9.1kΩ
455kHz Resonator	300pF	10kΩ
429kHz Resonator	300pF	10kΩ
The function of the resistor R1 is to ensure that	t the oscillator will switch off shou	Id low voltage conditions occur.

Such a low voltage, as mentioned here, is one which is less than the lowest value of the MCU operating voltage. Note however that if the LVR is enabled then R1 can be removed.

Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES high.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected				
Arithmetic	Arithmetic						
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV C				
Logic Operati	on						
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1 1 1 1	Z Z Z Z Z Z Z Z Z Z Z				
Increment & D							
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z				
Rotate							
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	None C C None None C C				
Data Move							
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None				
Bit Operation	I	(4)					
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None				



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PDF
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PDF ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PDF

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf \sqrt{:}}$ Flag is affected

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the "CLR WDT1" or "CLR WDT2" instruction, the TO and PDF are cleared. Otherwise the TO and PDF flags remain unchanged.



Instruction Definition

	Add data	memory a	and carry t	o the accu	mulator			
Description				data mem ult in the a			d the carry flag are a	add
Operation	$ACC \leftarrow A$	CC+[m]+0	С					
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
			\checkmark		\checkmark			
ADCM A,[m]	Add the a	ccumulato	or and car	ry to data i	memory			
Description						nulator and ata memor	d the carry flag are a y.	adde
Operation	$[m] \leftarrow AC$	C+[m]+C						
Affected flag(s)								
	то	PDF	OV	Z	AC	С		
		_		\checkmark	\checkmark		-	
	Add data	momonut	o the easy	mulator				
ADD A,[m]					on cond th		latar are added. The	
Description	stored in f		•	data mem	ory and th	e accumu	lator are added. The	res
Operation	$ACC \leftarrow A$	CC+[m]						
	$ACC \leftarrow A$.CC+[m]						
			OV	Z	AC	С]	
Operation Affected flag(s)	ACC ← A	CC+[m] PDF	OV v	Z v	AC	C V]	
			OV √	Z √	AC √	С √]	
Affected flag(s)	TO	PDF	N	1	N	1		
Affected flag(s)	TO — Add imme	PDF — ediate data	a to the ac	√ cumulator	1	N] dded, leaving the res	sult i
Affected flag(s) ADD A,x Description	TO — Add imme The conte	PDF — ediate data ents of the tor.	a to the ac	√ cumulator	1	N	dded, leaving the res	sulti
Affected flag(s) ADD A,x Description Operation	TO — Add imme The conte accumula	PDF — ediate data ents of the tor.	a to the ac	√ cumulator	1	N	dded, leaving the res	sulti
Affected flag(s) ADD A,x Description Operation	TO — Add imme The conte accumula	PDF — ediate data ents of the tor.	a to the ac	√ cumulator	1	N] dded, leaving the res	sulti
Affected flag(s)	TO — Add imme The conte accumula ACC ← A	PDF — ediate data ents of the tor. CC+x	√ a to the ac accumula	√ ccumulator tor and the	√ specified	√ data are a	dded, leaving the res	sulti
Affected flag(s) ADD A,x Description Operation Affected flag(s)	TO Add imme The conte accumula ACC \leftarrow A TO 	PDF — ediate data ents of the tor. CC+x PDF —	√ a to the ac accumula OV √		√ specified AC √	√ data are a C	dded, leaving the res	sult
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m]	TO Add imme The conte accumula ACC \leftarrow A TO Add the a	PDF ediate data ents of the tor. CC+x PDF ccumulate	√ a to the ac accumula OV √ or to the da	 coumulator tor and the Z 	√ specified AC √ Y	data are a C √]	
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m]	TO Add imme The conte accumula ACC \leftarrow A TO Add the a	PDF ediate data ents of the tor. CC+x PDF ccumulate ents of the	√ a to the ac accumula OV √ or to the da specified	 coumulator tor and the Z 	√ specified AC √ Y	data are a C √	dded, leaving the res	
Affected flag(s) ADD A,x Description Operation Affected flag(s)	TO — Add imme The conte accumula ACC ← A TO — Add the a The conte	PDF — ediate data ents of the tor. CC+x PDF — ccumulato ents of the the data m	√ a to the ac accumula OV √ or to the da specified	 coumulator tor and the Z 	√ specified AC √ Y	data are a C √]	
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description	TO - Add imme The conte accumula ACC \leftarrow A TO - Add the a The conte stored in the	PDF — ediate data ents of the tor. CC+x PDF — ccumulato ents of the the data m	√ a to the ac accumula OV √ or to the da specified	 coumulator tor and the Z 	√ specified AC √ Y	data are a C √]	
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation	TO - Add imme The conte accumula ACC \leftarrow A TO - Add the a The conte stored in the	PDF — ediate data ents of the tor. CC+x PDF — ccumulato ents of the the data m	√ a to the ac accumula OV √ or to the da specified	 coumulator tor and the Z 	√ specified AC √ Y	data are a C √]	



AND A,[m]	Logical A	ND accum	ulator with	ı data mer	nory	
Description			ator and th s stored in			nory perfo
Operation	$ACC \leftarrow A$	ACC "AND	" [m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	—			\checkmark		
AND A,x	Logical A	ND immed	liate data t	o the accu	umulator	
Description	-		lator and t			rform a bi
·			in the acc	•		
Operation	$ACC \leftarrow A$	ACC "AND	″ x			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_		_	\checkmark		
ANDM A,[m]	Logical A	ND data n	nemory wit	h the accu	imulator	
Description	Data in th	e specified	l data men	nory and th	ie accumu	lator perfo
	eration. T	he result i	s stored in	the data r	nemory.	
Operation	$[m] \leftarrow AC$	C "AND"	[m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
		_	—	\checkmark	—	
CALL addr	Subroutir	ne call				
Description	The instr	uction unc	onditionall	y calls a s	ubroutine	located a
			rements of			
			The indica at this add		iss is then	Ioaded. I
Operation	Stack \leftarrow	Program C	Counter+1			
		Counter ←				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_			
CLR [m]	Clear dat	a memory				
Description	The conte	ents of the	specified	data mem	ory are cle	ared to 0.
Operation	[m] ← 00	Н				
Affected flag(s)						
	то	PDF	\sim	-		
	10	FDF	OV	Z	AC	С



CLR [m].i	Clear bit	of data me	mory			
Description	The bit i d	of the spec	ified data ı	memory is	cleared to	o 0.
Operation	[m].i ← 0					
Affected flag(s)						
	ТО	PDF	OV	Z	AC	C
		_		—	—	_
CLR WDT	Clear Wa	tchdog Tin	ner			
Description	The WDT cleared.	is cleared	(clears the	e WDT). Th	ne power d	lown bit (F
Operation	WDT \leftarrow (PDF and					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	0	0	—	—		_
CLR WDT1	Preclear	Watchdog	Timer			
Description Operation	of this ins plies this WDT \leftarrow (hout the ot	her precle	ar instruct	ion just se
	PDF and	*0 → OT				
Affected flag(s)	TO		01	-		
	TO 0*	PDF 0*	OV	Z	AC	C
	U	U				
CLR WDT2		Watchdog	Timer			
CLR WDT2 Description	Preclear Together of this ins		VDT1, clea thout the o	other prec	lear instru	ction, sets
	Preclear Together of this ins	Watchdog with CLR \ struction w instruction	VDT1, clea thout the o	other prec	lear instru	ction, sets
Description	Preclear Together of this ins plies this	Watchdog with CLR \ struction w instruction	VDT1, clea thout the o	other prec	lear instru	ction, sets
Description	Preclear Together of this ins plies this	Watchdog with CLR \ struction w instruction	VDT1, clea thout the o	other prec	lear instru	ction, sets
Description	Preclear Together of this ins plies this WDT ← 0 PDF and	Watchdog with CLR \ struction w instruction 00H [*] TO \leftarrow 0 [*]	VDT1, clea thout the o has been	other precle executed	lear instru and the T	ction, sets O and PD
Description	Preclear Together of this ins plies this WDT ← 0 PDF and TO 0*	Watchdog with CLR \ struction w instruction 00H* TO \leftarrow 0* PDF	VDT1, clea thout the o has been OV	other precle executed	lear instru and the T	ction, sets O and PD
Description Operation Affected flag(s)	Preclear Together of this ins plies this WDT ← 0 PDF and TO 0* Complem Each bit	Watchdog with CLR \ struction w instruction 00H* TO \leftarrow 0* PDF 0*	VDT1, clea thout the o has been OV nemory cified data	z memory is	AC	ction, sets O and PD C complem
Description Operation Affected flag(s)	Preclear Together of this ins plies this WDT ← 0 PDF and TO 0* Complem Each bit	Watchdog with CLR \ struction w instruction $00H^*$ $TO \leftarrow 0^*$ PDF 0^* ent data n of the spece eviously co	VDT1, clea thout the o has been OV nemory cified data	z memory is	AC	ction, sets O and PD C complem
Description Operation Affected flag(s) CPL [m] Description	Preclear Together of this ins plies this WDT \leftarrow 0 PDF and TO 0* Complem Each bit which pre	Watchdog with CLR \ struction w instruction $00H^*$ $TO \leftarrow 0^*$ PDF 0^* ent data n of the spece eviously co	VDT1, clea thout the o has been OV nemory cified data	z memory is	AC	ction, sets O and PD C complem
Description Operation Affected flag(s) CPL [m] Description Operation	Preclear Together of this ins plies this WDT \leftarrow 0 PDF and TO 0* Complem Each bit which pre	Watchdog with CLR \ struction w instruction $00H^*$ $TO \leftarrow 0^*$ PDF 0^* ent data n of the spece eviously co	VDT1, clea thout the o has been OV nemory cified data	z memory is	AC	ction, sets O and PD C complem



CPLA [m]	Complem	ient data n	nemory an	d place re	sult in the	accumulat	tor
Description	which pre	viously co	ntained a 1	are chang	ged to 0 an	d vice-ver	ented (1's complement). Bits sa. The complemented result emory remain unchanged.
Operation	ACC ← [m]					
Affected flag(s)							-
	ТО	PDF	OV	Z	AC	С	_
			_	\checkmark			
DAA [m]	Decimal-	Adjust acc	umulator fo	or addition			
Description	lator is di carry (AC justment carry (AC	vided into 1) will be d is done by or C) is se	two nibbles one if the le adding 6 to	s. Each nil ow nibble o o the origir e the origir	bble is adj of the accu nal value if nal value re	usted to th imulator is the origina emains un	Decimal) code. The accumu- ne BCD code and an internal greater than 9. The BCD ad- al value is greater than 9 or a changed. The result is stored ted.
Operation	then [m]. else [m]. and If ACC.7- then [m].	3~[m].0 ← -ACC.4+A 7~[m].4 ←	or AC=1 (ACC.3~A (ACC.3~A C1 >9 or C ACC.7~A ACC.7~A	CC.0), AC =1 CC.4+6+A	1=0 C1,C=1		
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С	
			_			\checkmark	
DEC [m]	Decreme	nt data me	emorv				
Description			d data mer	mory is de	cremented	l by 1.	
Operation	[m] ← [m]—1					
Affected flag(s)		-					
	ТО	PDF	OV	Z	AC	С]
				\checkmark			
DECA [m]	Decreme	nt data me	mory and	place resu	ilt in the ad	ccumulato	r
Description		•	l data mem the data n	•		•	ng the result in the accumula-
Operation	$ACC \leftarrow [$	m]—1					
Affected flag(s)							_
	ТО	PDF	OV	Z	AC	С	
			_	\checkmark			



HALT	Enter power down mode
Description	This instruction stops program execution and turns off the system clock. The contents the RAM and registers are retained. The WDT and prescaler are cleared. The power do bit (PDF) is set and the WDT time-out bit (TO) is cleared.
Operation	Program Counter \leftarrow Program Counter+1 PDF \leftarrow 1 TO \leftarrow 0
Affected flag(s)	
	TO PDF OV Z AC C
	0 1
INC [m]	Increment data memory
Description	Data in the specified data memory is incremented by 1
Operation	[m] ← [m]+1
Affected flag(s)	
	TO PDF OV Z AC C
INCA [m] Description	Increment data memory and place result in the accumulator Data in the specified data memory is incremented by 1, leaving the result in the accumu tor. The contents of the data memory remain unchanged.
Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. The contents of the data memory remain unchanged. ACC \leftarrow [m]+1
Description Operation Affected flag(s)	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. The contents of the data memory remain unchanged. ACC \leftarrow [m]+1 TO PDF OV Z AC C
Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ TO PDF OV Z AC C
Description Operation Affected flag(s)	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. The contents of the data memory remain unchanged. ACC \leftarrow [m]+1 TO PDF OV Z AC C
Description Operation Affected flag(s) JMP addr Description	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. The contents of the data memory remain unchanged. ACC \leftarrow [m]+1 TO PDF OV Z AC C
Description Operation Affected flag(s) JMP addr Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. The contents of the data memory remain unchanged. ACC \leftarrow [m]+1 TO PDF OV Z AC C
Description Operation Affected flag(s) JMP addr Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ TO PDF OV Z AC C
Description Operation Affected flag(s) JMP addr Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ TO PDF OV Z AC C
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. The contents of the data memory remain unchanged. ACC \leftarrow [m]+1 TO PDF OV Z AC C
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s)	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. ACC \leftarrow [m]+1 TO PDF OV Z AC C
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ $\boxed{TO PDF OV Z AC C}{$
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. The contents of the data memory remain unchanged. $ACC \leftarrow [m]+1$ $\boxed{TO PDF OV Z AC C}{$
Description Operation Affected flag(s) JMP addr Description Operation Affected flag(s) MOV A,[m] Description Operation	Data in the specified data memory is incremented by 1, leaving the result in the accumutor. ACC \leftarrow [m]+1 TO PDF OV Z AC C -

Rev. 1.20



MOV A,x	Move imm	nediate da	ta to the a	ccumulato	r	
Description	The 8-bit	data speci	fied by the	code is lo	aded into	the accu
Operation	$ACC \leftarrow x$					
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			—			_
MOV [m],A		accumulat				
Description	ne conte memories	ents of the a	accumulati	or are cop	led to the s	specified
Operation	[m] ←AC	,				
Affected flag(s)						
	то	PDF	OV	Z	AC	С
	_	_	_			_
	L				l	
NOP	No opera					
Description	No opera	tion is perf	ormed. Ex	ecution co	ontinues w	ith the ne
Operation	Program	Counter ←	Program	Counter+?	1	
Affected flag(s)						
	ТО	PDF	OV	Z	AC	C
		—	—			—
OR A,[m]	Logical O	R accumu	lator with c	lata memo	orv	
Description	•	le accumul			•	emory (or
		wise logica				
Operation	$ACC \leftarrow A$	CC "OR"	[m]			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	—	\checkmark		_
		D increase a dia		44		
OR A,x	U	R immedia				orform a l
Description		ne accumu t is stored			eu uata pe	
Operation	$ACC \leftarrow A$	CC "OR" :	ĸ			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
				\checkmark		
	L	1				<u> </u>
ORM A,[m]	Logical O	R data me	mory with	the accum	nulator	
Description		ne data m gical_OR c	• •			,
Operation	[m] ←AC	C "OR" [m]			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
	_	_	_			



	Return fro	om subrou	une			
Description	The prog	ram counte	er is restore	ed from th	e stack. T	his is a 2
Operation	Program	Counter ←	- Stack			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	_	_	—	_
RET A,x	Return ar	nd place in	nmediate da	ata in the	accumula	tor
Description		am counte immediate	er is restore data.	d from the	stack and	the accu
Operation	Program ACC \leftarrow x	Counter ←	- Stack			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
		_	_	_		_
RETI	Return fro	om interrup	ot			
Description			er is restore enable mas			
Operation	Program EMI ← 1	Counter ←	- Stack			
Affected flag(s)						
	то	PDF	OV	Z	AC	С
			_	_		
RL [m]	Rotate da	ita memor	y left			
RL [m] Description			y left specified da	ata memo	ry are rotat	ted 1 bit le
	The conte	ents of the (m) .i; [m				
Description	The conte	ents of the (m) .i; [m	specified da			
Description Operation	The conte	ents of the (m) .i; [m	specified da			
Description Operation	The conte [m].(i+1) ↔ [m].0 ← [i	ents of the s ← [m].i; [m m].7	specified da	e data m	emory (i=0)~6)
Description Operation	The conte [m].(i+1) ← [m].0 ← [TO —	ents of the s ← [m].i; [m m].7 PDF	specified da	e data mo	AC	0~6) C
Description Operation Affected flag(s)	The contermal $[m].(i+1) + [m].0 \leftarrow [m].0 \leftarrow [m].0$ TO Rotate da	ents of the s ← [m].i; [m m].7 PDF 	opecified da].i:bit i of th OV	e data mo	AC AC t in the ac ted 1 bit le	C C cumulato ft with bit
Description Operation Affected flag(s)	The conterior $[m].(i+1) \cdot [m].0 \leftarrow [m].0 \leftarrow [m].0 \leftarrow [m].0$ Rotate da Data in the rotated residues the rotated res	ents of the s \leftarrow [m].i; [m m].7 PDF ta memory e specified isult in the) \leftarrow [m].i; [OV 	e data mo Z Jace resul ory is rota or. The co	AC AC t in the ac ted 1 bit le	C C cumulato ft with bit the data i
Description Operation Affected flag(s) RLA [m] Description	The conterior $[m].(i+1) \leftarrow [m].0 \leftarrow [m].0 \leftarrow [m].0 \leftarrow [m].0$ Rotate data in the rotated representation of the rotated represent	ents of the s \leftarrow [m].i; [m m].7 PDF ta memory e specified isult in the) \leftarrow [m].i; [OV OV OV OV OV OU OV OU	e data mo Z Jace resul ory is rota or. The co	AC AC t in the ac ted 1 bit le	C C cumulato ft with bit the data i
Description Operation Affected flag(s) RLA [m] Description Operation	The conterior $[m].(i+1) \leftarrow [m].0 \leftarrow [m].0 \leftarrow [m].0 \leftarrow [m].0$ Rotate data in the rotated representation of the rotated represent	ents of the s \leftarrow [m].i; [m m].7 PDF ta memory e specified isult in the) \leftarrow [m].i; [OV OV OV OV OV OU OV OU	e data mo Z Jace resul ory is rota or. The co	AC AC t in the ac ted 1 bit le	C C cumulato ft with bit the data i



RLC [m]	Rotate da	ita memor	y left throu	igh carry			
Description			•		-		are rotated 1 bit left. Bit 7 re- bit 0 position.
Operation	[m].(i+1) ↔ [m].0 ← 0 C ← [m].7	>].i:bit i of 1	he data m	emory (i=0	0~6)	
Affected flag(s)							-
	ТО	PDF	OV	Z	AC	С	-
		_		_		\checkmark	
RLCA [m]	Rotate let	ft through o	carry and	place resu	It in the ac	cumulator	r
Description	carry bit a	ind the orig	ginal carry	flag is rota	ited into bi	it 0 position	ed 1 bit left. Bit 7 replaces the n. The rotated result is stored nain unchanged.
Operation	ACC.(i+1 ACC.0 ← C ← [m].7	C	m].i:bit i o	f the data r	memory (i	=0~6)	
Affected flag(s)							~
	то	PDF	OV	Z	AC	С	_
		—	—	_	_	\checkmark	
RR [m] Description		ta memor	-	lata memo	ry are rota	ted 1 bit riç	ght with bit 0 rotated to bit 7.
Operation		- · · -].i:bit i of f	he data m	emory (i=0	0~6)	
	[m].7 ← [m].0					
Affected flag(s)	то	DDE		7	10	0]
	ТО	PDF	OV	Z	AC	C	-
RRA [m]	Rotate rig	ht and pla	ce result i	n the accu	mulator		
Description		-		•		-	bit 0 rotated into bit 7, leaving memory remain unchanged.
Operation	ACC.(i) ← ACC.7 ←		[m].i:bit i	of the data	a memory	(i=0~6)	
Affected flag(s)							г
	ТО	PDF	OV	Z	AC	С	_
				_		_	
RRC [m]	Rotate da	ita memor	y right thro	ough carry			
Description							lag are together rotated 1 bit ated into the bit 7 position.
Operation	[m].i ← [n [m].7 ← 0 C ← [m].0	>].i:bit i of t	he data m	emory (i=(0~6)	
Affected flag(s)							-
	то	PDF	OV	Z	AC	C √	-
						N N	



RRCA [m]	Rotate rig	ht through	carry and	place res	ult in the a	iccumula
Description	the carry l	oit and the	d data mer original ca ulator. The	rry flag is	rotated inte	o the bit 7
Operation	ACC.i ← ACC.7 ← C ← [m].0	С	m].i:bit i of	the data	memory (i=	=0~6)
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			—		_	\checkmark
SBC A,[m]	Subtract of	data memo	ory and car	ry from th	e accumu	lator
Description			specified o cumulator,		•	
Operation	$ACC \leftarrow A$	CC+[m]+0	2			
Affected flag(s)						
	ТО	PDF	OV	Z	AC	С
			\checkmark	\checkmark	\checkmark	\checkmark
SBCM A,[m]	Subtract of	data memo	ory and ca	ry from th	e accumu	lator
Description	The conte	ents of the	specified o	lata mem	ory and the	e comple
Operation	[m] ← AC	C+[m]+C				
Affected flag(s)						
Affected flag(s)	ТО	PDF	OV	Z	AC	С
Affected flag(s)	TO	PDF	OV √	Z √	AC √	C √
Affected flag(s) SDZ [m]						
	Skip if de The conte instruction instruction	crement da ents of the s n is skippe n execution	\checkmark	√ y is 0 ata memo sult is 0, th ded and a	√ ry are deci ne following dummy cy	√ remented g instruct cle is rep
SDZ [m]	Skip if de The conte instruction instruction tion (2 cyc	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the res n, is discard	√ y is 0 ata memo sult is 0, th ded and a seed with	√ ry are deci ne following dummy cy	√ remented g instruct cle is rep
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cyc	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the res n, is discare erwise proc	√ y is 0 ata memo sult is 0, th ded and a seed with	√ ry are deci ne following dummy cy	√ remented g instruct cle is rep
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cyc	crement da ents of the s n is skippe n execution cles). Othe	√ ata memor specified d d. If the res n, is discare erwise proc	√ y is 0 ata memo sult is 0, th ded and a seed with	√ ry are deci ne following dummy cy	√ remented g instruct cle is rep
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m	crement da ents of the s n is skippe n execution cles). Othe n]–1)=0, [n	√ ata memor specified d d. If the res n, is discard erwise proc n] ← ([m]– ²	√ y is 0 ata memo sult is 0, th ded and a æed with 1)	√ ry are decr ne following dummy cy the next in	√ g instruct cle is rep struction
SDZ [m] Description	Skip if de The conte instruction instruction tion (2 cyc Skip if ([m TO	crement da ents of the s in is skippe in execution cles). Othe i]–1)=0, [m PDF	√ ata memor specified d d. If the res n, is discard erwise proc n] ← ([m]– ²	√ y is 0 ata memo sult is 0, th ded and a eeed with 1) Z	√ ry are deci ne following dummy cy the next in AC	√ remented g instruct cle is rep struction C
SDZ [m] Description Operation Affected flag(s)	Skip if der The conte instruction instruction tion (2 cyo Skip if ([m TO Decremen The conte instruction unchange execution		√ ata memor specified d d. If the res n, is discare erwise proc n] ← ([m]– ⁻ OV	√ y is 0 ata memo sult is 0, th ded and a seed with 1) Z place resu ata memo ult is stored e following dummy cy	y are deci e following dummy cy the next in AC 	√ remented g instruct cle is rep struction C C skip if 0 remented cumulatoo n, fetche aced to g
SDZ [m] Description Operation Affected flag(s)	Skip if der The conte instruction instruction tion (2 cyc Skip if ([m TO 	crement da ents of the s in is skippe in execution cles). Other in]-1)=0, [m PDF 	√ ata memor specified d d. If the res n, is discard erwise proc $n] \leftarrow ([m] - 1$ OV OV emory and specified d d. The resu sult is 0, th ded and a	√ y is 0 ata memory sult is 0, the ded and a ceed with 1) Z place result ata memory ata memory ata memory of the next i	y are deci e following dummy cy the next in AC 	√ remented g instruct cle is rep struction C C skip if 0 remented cumulatoo n, fetche aced to g
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if der The conte instruction instruction tion (2 cyc Skip if ([m TO 	crement da ents of the s in is skippe in execution cles). Other in]-1)=0, [m PDF 	 ata memor specified d d. If the res r, is discard erwise proc and ([m]	√ y is 0 ata memory sult is 0, the ded and a ceed with 1) Z place result ata memory ata memory ata memory of the next i	y are deci e following dummy cy the next in AC 	√ remented g instruct cle is rep struction C C skip if 0 remented cumulatoo n, fetche aced to g
SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	Skip if der The conte instruction instruction tion (2 cyc Skip if ([m TO 	crement da ents of the s in is skippe in execution cles). Other in]-1)=0, [m PDF 	 ata memor specified d d. If the res r, is discard erwise proc and ([m]	√ y is 0 ata memory sult is 0, the ded and a ceed with 1) Z place result ata memory ata memory ata memory of the next i	y are deci e following dummy cy the next in AC 	√ remented g instruct cle is rep struction C C skip if 0 remented cumulatoo n, fetche aced to g



SET [m]	Set data	memory					
Description	Each bit o	of the spec	ified data	memory is	s set to 1.		
Operation	[m] ← FF	н					
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
		_	_		_		
SET [m]. i	Set bit of	data mem	ory				
Description	Bit i of the	e specified	data men	nory is set	to 1.		
Operation	[m].i ← 1						
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
SIZ [m]	Skin if inc	romont da	ita memor	vic 0			
Description	•			•	orv are inc	remented	by 1. If the result is 0, the fol-
Description	lowing in: dummy c	struction, f	fetched du laced to ge	iring the c	urrent inst	truction ex	ecution, is discarded and a des). Otherwise proceed with
Operation	Skip if ([n	n]+1)=0, [n	n] ← ([m]+	1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_	_	_	_	_	_	
CI74 []	Incremen	t data mar				olvin if O	
SIZA [m] Description				blace resul		-	by 1. If the result is 0, the next
Description	instruction mains un struction	n is skippe changed. I execution	ed and the f the result , is discar	e result is s t is 0, the fo rded and	stored in t ollowing in a dummy	he accumi struction, f	fetched during the current in- replaced to get the proper loction (1 cycle).
Operation	Skip if ([n	n]+1)=0, A	CC ← ([m]]+1)			
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
				_	_	_	
CN7 [m] :	Okin if hit	i of the de	to momon	is not 0			
SNZ [m].i Description			ita memory		0 the next	tinctructio	n is skipped. If bit i of the data
Description	memory i is discard	s not 0, the ed and a d	e following lummy cyc	instruction	n, fetched o ced to get i	during the o	current instruction execution, instruction (2 cycles). Other-
Operation	Skip if [m].i≠0					
Affected flag(s)							1
	ТО	PDF	OV	Z	AC	С	
			_		_	—	



SUB A,[m] Subtract data memory from the accumulator
Description The specified data memory is subtracted from the contents of result in the accumulator.
Operation $ACC \leftarrow ACC + [\overline{m}] + 1$
Affected flag(s)
TO PDF OV Z AC C
SUBM A,[m] Subtract data memory from the accumulator
Description The specified data memory is subtracted from the contents of result in the data memory.
Operation $[m] \leftarrow ACC + [\overline{m}] + 1$
Affected flag(s)
TO PDF OV Z AC C
CUD A
SUB A,x Subtract immediate data from the accumulator
Description The immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.
Operation $ACC \leftarrow ACC + \overline{x} + 1$
Affected flag(s)
TO PDF OV Z AC C
SWAP [m] Swap nibbles within the data memory
Description The low-order and high-order nibbles of the specified data minimum ries) are interchanged.
Operation [m].3~[m].0 ↔ [m].7~[m].4
Affected flag(s)
TO PDF OV Z AC C
SWAPA [m] Swap data memory and place result in the accumulator
Description The low-order and high-order nibbles of the specified data m
ing the result to the accumulator. The contents of the data n
Operation $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$
ACC.7~ACC.4 \leftarrow [m].3~[m].0
Affected flag(s)
TO PDF OV Z AC C



SZ [m]	Skip if dat	ta memory	/is 0				
Description		-		data mem	ory are 0,	the followi	ing instruction, fetched du
							y cycle is replaced to get xt instruction (1 cycle).
Operation	Skip if [m]]=0					
Affected flag(s)							
	ТО	PDF	OV	Z	AC	С]
		_		_	_		-
							L
SZA [m]		-	to ACC, s				
Description	0, the follo and a dun	owing inst nmy cycle	ruction, fe	tched duri d to get the	ng the cur	rent instru	accumulator. If the content oction execution, is discard 2 cycles). Otherwise proce
Operation	Skip if [m]]=0					
Affected flag(s)							_
	ТО	PDF	OV	Z	AC	С	
		_		_		_	-
			1	1	1		L
			4				
SZ [m].i	Skip if bit	i of the da	ita memor	y is 0			
SZ [m].i Description	lf bit i of th	e specifie	d data mer	nory is 0, t		-	on, fetched during the curr
	If bit i of th instructior	e specifie n executio	d data mer n, is discar	nory is 0, t ded and a	dummy cy	cle is repla	aced to get the proper instr
Description	If bit i of th instructior tion (2 cyc	e specifie n executio cles). Othe	d data mer n, is discar	nory is 0, t ded and a		cle is repla	aced to get the proper instr
Description Operation	If bit i of th instructior	e specifie n executio cles). Othe	d data mer n, is discar	nory is 0, t ded and a	dummy cy	cle is repla	aced to get the proper instr
Description	If bit i of th instructior tion (2 cyc Skip if [m]	e specifie n executio cles). Othe].i=0	d data mer n, is discar erwise pro	nory is 0, t ded and a ceed with	dummy cy the next in	cle is repla	aced to get the proper instr
Description Operation	If bit i of th instructior tion (2 cyc	e specifie n executio cles). Othe	d data mer n, is discar	nory is 0, t ded and a	dummy cy	cle is repla	aced to get the proper instr
Description Operation	If bit i of th instructior tion (2 cyc Skip if [m]	e specifie n executio cles). Othe].i=0	d data mer n, is discar erwise pro	nory is 0, t ded and a ceed with	dummy cy the next in	cle is repla	aced to get the proper instr
Description Operation	If bit i of th instructior tion (2 cyc Skip if [m] TO	e specifie n executio cles). Othe J.i=0 PDF	d data mer n, is discar erwise prod OV	rory is 0, t ded and a ceed with Z	dummy cy the next in	Cle is repla struction (C	aced to get the proper instr (1 cycle).
Description Operation Affected flag(s)	If bit i of th instruction tion (2 cyc Skip if [m] TO Move the	e specifie n executio cles). Othe].i=0 PDF 	d data mer n, is discar erwise prod OV OV	nory is 0, t ded and a ceed with Z page) to 1	dummy cy the next in AC BLH and o	Cle is repla struction (C 	aced to get the proper instr (1 cycle).
Description Operation Affected flag(s)	If bit i of th instruction tion (2 cyo Skip if [m] TO Move the The low b	e specifie n executio cles). Othe].i=0 PDF 	d data mer n, is discar erwise prod OV e (current M code (cu	rony is 0, t ded and a ceed with Z page) to 1 irrent page	dummy cy the next in AC BLH and (a) addresse	Cle is repla struction (C 	aced to get the proper instr (1 cycle).
Description Operation Affected flag(s)	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spec [m] \leftarrow RC	e specifie n executio cles). Othe].i=0 PDF ROM cod yte of ROI ecified data	d data mer n, is discar erwise prov OV e (current M code (cu a memory ow byte)	rory is 0, t ded and a ceed with Z page) to 1 urrent page and the hi	dummy cy the next in AC BLH and (a) addresse	Cle is repla struction (C 	aced to get the proper instr (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spec [m] \leftarrow RC	e specifie n executio cles). Othe].i=0 PDF ROM cod yte of ROI ecified data	d data mer n, is discar erwise prov OV e (current M code (cu a memory	rory is 0, t ded and a ceed with Z page) to 1 urrent page and the hi	dummy cy the next in AC BLH and (a) addresse	Cle is repla struction (C 	aced to get the proper instr (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spec [m] \leftarrow RC	e specifie n executio cles). Othe].i=0 PDF ROM cod yte of ROI ecified data	d data mer n, is discar erwise prov OV e (current M code (cu a memory ow byte)	rory is 0, t ded and a ceed with Z page) to 1 urrent page and the hi	dummy cy the next in AC BLH and (a) addresse	Cle is repla struction (C 	aced to get the proper instr (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spec [m] \leftarrow RC	e specifie n executio cles). Othe].i=0 PDF ROM cod yte of ROI ecified data	d data mer n, is discar erwise prov OV e (current M code (cu a memory ow byte)	rory is 0, t ded and a ceed with Z page) to 1 urrent page and the hi	dummy cy the next in AC BLH and (a) addresse	Cle is repla struction (C 	aced to get the proper instr (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spe [m] \leftarrow RC TBLH \leftarrow I	e specifie n executio cles). Othe].i=0 PDF ROM cod yte of ROI ecified data	d data mer n, is discar erwise prov OV e (current M code (cu a memory ow byte) e (high byt	nory is 0, t ded and a ceed with Z page) to 7 urrent page and the hi	dummy cy the next in AC BLH and (a) addresse gh byte tra	Cle is repla struction (C data mem ed by the t	aced to get the proper instr (1 cycle).
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spee [m] \leftarrow RC TBLH \leftarrow I	e specifie n executio cles). Othe].i=0 PDF ROM code yte of ROI ecified data DM code (I ROM code PDF	d data mer n, is discar erwise prov OV le (current M code (cu a memory ow byte) e (high byte OV	rory is 0, t ded and a ceed with Z page) to 7 urrent page and the hi e) Z	AC AC BLH and G AC AC AC AC AC AC AC AC AC	Cle is repla struction (C C data mem ed by the t insferred f C C	aced to get the proper instr (1 cycle). ory able pointer (TBLP) is mor to TBLH directly.
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spec [m] \leftarrow RC TBLH \leftarrow I	PDF PDF ROM code PDF PDF ROM code PDF ROM code	d data mer n, is discar erwise prod OV e (current M code (cu a memory ow byte) e (high byte OV OV	rory is 0, t ded and a ceed with Z page) to 7 prrent page and the hi e) Z ge) to TBL	AC AC BLH and c AC	Cle is repla struction (C C data mem ed by the t insferred f C C a memory	aced to get the proper instr (1 cycle). ory able pointer (TBLP) is mo to TBLH directly.
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s)	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spee [m] \leftarrow RC TBLH \leftarrow I TO — Move the The low b	e specifie n executio cles). Othe].i=0 PDF 	d data mer n, is discar erwise prov OV 	rory is 0, t ded and a ceed with Z page) to 7 prrent page and the hi e) Z ge) to TBL st page) a	AC AC BLH and c AC	Cle is repla struction (C C data mem ad by the t insferred f C C C a memory by the tab	aced to get the proper instr (1 cycle). ory able pointer (TBLP) is more to TBLH directly.
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m]	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spee [m] \leftarrow RC TBLH \leftarrow I TO — Move the The low b	e specifie n executio cles). Othe].i=0 PDF 	d data mer n, is discar erwise prov OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) e (last page M code (la nd the high	rory is 0, t ded and a ceed with Z page) to 7 prrent page and the hi e) Z ge) to TBL st page) a	AC A	Cle is repla struction (C C data mem ad by the t insferred f C C C a memory by the tab	aced to get the proper instr (1 cycle). ory able pointer (TBLP) is more to TBLH directly.
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spee [m] \leftarrow RC TBLH \leftarrow I TO — Move the The low b the data r [m] \leftarrow RC	e specifie n executio cles). Othe].i=0 PDF ROM cod yte of ROI ecified data M code (I ROM code PDF 	d data mer n, is discar erwise prov OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) e (last page M code (la nd the high	rory is 0, t ded and a ceed with Z page) to 7 urrent page and the hi e) Z ge) to TBL st page) a byte tran	AC A	Cle is repla struction (C C data mem ad by the t insferred f C C C a memory by the tab	aced to get the proper instr (1 cycle). ory able pointer (TBLP) is more to TBLH directly.
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spee [m] \leftarrow RC TBLH \leftarrow I TO — Move the The low b the data r [m] \leftarrow RC	e specifie n executio cles). Othe].i=0 PDF ROM cod yte of ROI ecified data M code (I ROM code PDF 	d data mer n, is discar erwise prov OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) de (last page M code (la nd the high ow byte)	rory is 0, t ded and a ceed with Z page) to 7 urrent page and the hi e) Z ge) to TBL st page) a byte tran	AC A	Cle is repla struction (C C data mem ad by the t insferred f C C C a memory by the tab	aced to get the proper instr (1 cycle). ory able pointer (TBLP) is more to TBLH directly.
Description Operation Affected flag(s) TABRDC [m] Description Operation Affected flag(s) TABRDL [m] Description Operation	If bit i of th instruction tion (2 cyc Skip if [m] TO — Move the The low b to the spee [m] \leftarrow RC TBLH \leftarrow I TO — Move the The low b the data r [m] \leftarrow RC	e specifie n executio cles). Othe].i=0 PDF ROM cod yte of ROI ecified data M code (I ROM code PDF 	d data mer n, is discar erwise prov OV e (current M code (cu a memory ow byte) e (high byte) e (high byte) de (last page M code (la nd the high ow byte)	rory is 0, t ded and a ceed with Z page) to 7 urrent page and the hi e) Z ge) to TBL st page) a byte tran	AC A	Cle is repla struction (C C data mem ad by the t insferred f C C C a memory by the tab	aced to get the proper instr (1 cycle). ory able pointer (TBLP) is more to TBLH directly.



XOR A,[m]	Logical XOR accumulator with data memory						
Description	Data in the accumulator and the indicated data memory perform a bitwise logical Exclu- sive_OR operation and the result is stored in the accumulator.						
Operation	$ACC \leftarrow ACC "XOR" [m]$						
Affected flag(s)							_
	то	PDF	OV	Z	AC	С	
				\checkmark			
XORM A,[m]	Logical X0	OR data m	emory with	n the accu	mulator		
Description	Data in the indicated data memory and the accumulator perform a bitwise logical Exclu- sive_OR operation. The result is stored in the data memory. The 0 flag is affected.						
Operation	[m] ← ACC "XOR" [m]						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	
	_		_	\checkmark			
XOR A,x	Logical X0	DR immed	iate data te	o the accu	imulator		
Description	Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR operation. The result is stored in the accumulator. The 0 flag is affected.						
Operation	$ACC \leftarrow ACC "XOR" x$						
Affected flag(s)							
	то	PDF	OV	Z	AC	С	


 $\sqrt{}$

_



Package Information

24-pin SKDIP (300mil) Outline Dimensions



E


F




Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
A	1235	—	1265		
В	255		265		
С	125	_	135		
D	125		145		
E	16		20		
F	50		70		
G		100	—		
Н	295		315		
I	345	_	360		
α	0°		15°		



24-pin SOP (300mil) Outline Dimensions






Symbol	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
А	394		419		
В	290	_	300		
С	14	_	20		
C′	590		614		
D	92		104		
E	_	50			
F	4				
G	32	_	38		
Н	4	_	12		
α	0°	_	10°		



Product Tape and Reel Specifications

Reel Dimensions




SOP 24W

Symbol	Description	Dimensions in mm
A	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 _0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



Carrier Tape Dimensions



SOP 24W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.55+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
B0	Cavity Width	15.9±0.1
K0	Cavity Depth	3.1±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	21.3



Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999

Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)

43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel:0755-83465589 Fax:0755-83465590 ISDN : 0755-8346559

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel:010-66410030, 66417751, 66417752 Fax:010-66410125

Holmate Semiconductor, Inc. (North America Sales Office) 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885

http://www.holmate.com

Copyright $\ensuremath{\textcircled{O}}$ 2006 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.