

Features

- Operating voltage: 1.8V~3.6V
- Ten bidirectional I/O lines
- Six Schmitt trigger input lines
- One carrier output, 1/2 or 1/3 duty with high sink current capability
- On-chip crystal and RC oscillator
- Watchdog Timer
- 1K×14 program ROM
- 32×8 data RAM


- HALT function and wake-up feature reduce power consumption
- 62 powerful instructions
- Up to $1\mu s$ instruction cycle with 4MHz system clock
- All instructions in 1 or 2 machine cycles
- 14-bit table read instructions
- One-level subroutine nesting
- Bit manipulation instructions
- 20/24-pin SOP package

General Description

The HT48CA6 is an 8-bit high performance RISC-like microcontroller specifically designed for multiple I/O product applications. The device is particularly suitable

for use in products such as remote controllers, toys and various subsystem controllers. A HALT feature is included to reduce power consumption.

Block Diagram






Pin Assignment

		PA1 🗌 1 🎽 24 📮 PA2
		PA0 🔤 2 23 🗖 PA3
PA1 🗖 1	20 🗆 PA2	PB1 🔤 3 22 🗖 PA4
PA0 🗖 2	19 🗖 PA3	PB0 4 21 PA5
PB1 🗖 3	18 🗆 PA4	
РВ0 🗖 4	17 🗖 PA5	
VDD 🗖 5	16 🗆 PA6	OSC2 7 18 PB2
OSC1 🗖 6	15 🗖 PA7	РС0/REM 🛛 8 17 🗖 РВЗ
OSC2 🗖 7	14 🗖 PB2	VSS 🔤 9 16 🗖 PB4
PC0/REM 🗖 8	13 🗆 РВЗ	RES [10 15] PB5
VSS 🗖 9	12 🗆 PB4	NC 11 14 PB6
RES 🗖 10	11 🗆 РВ5	NC 12 13 PB7
НТ	48CA6	HT48CA6
- 20	SOP-A	– 24 SOP-A

Pad Assignment



* The IC substrate should be connected to VSS in the PCB layout artwork.



Pad Description

Pad No.	Pad Name	I/O	Mask Option	Description
2, 1	PB0, PB1	I/O	Wake-up or None	2-bit bidirectional input/output lines with pull-high resistors. Each bit can be determined as NMOS output or Schmitt trigger input by software instructions. Each bit can also be configured as wake-up input by mask option.
3	VDD	—	—	Positive power supply
4 5	OSC1 OSC2	 0	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal (deter- mined by mask option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock (NMOS open drain output).
6	PC0/REM	0	Level or Carrier	Level or carrier output pin PC0 can be set as CMOS level output pin or carrier output pin by mask option.
7, 8	VSS	—	—	Negative power supply, ground
9	RES	I	—	Schmitt trigger reset input. Active low.
15~10	PB2~PB7	I	Wake-up or None	6-bit Schmitt trigger input lines with pull-high resistors. Each bit can be configured as a wake-up input by mask option.
23~16	PA0~PA7	I/O		Bidirectional 8-bit input/output port with pull-high resistors. Each bit can be determined as NMOS output or Schmitt trigger input by software instructions.

Absolute Maximum Ratings

Supply Voltage0.3V to 4V	Storage Temperature50°C to 125°C
Input VoltageV_{SS}=0.3V to V_{DD}+0.3V	Operating Temperature25°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Cumbed	Devenuetar		Test Conditions		-		11
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage		f _{SYS} =4MHz	1.8	_	3.6	V
I _{DD}	Operating Current	3V	No load, f _{SYS} =4MHz	_	0.7	1.5	mA
I _{STB}	Standby Current	3V	No load, system HALT	_	_	1	μA
V _{IL1}	Input Low Voltage for I/O Ports	3V	_	0	_	1.05	V
V _{IH1}	Input High Voltage for I/O Ports	3V	_	1.95	_	3	V
V _{IL2}	Input Low Voltage (RES)	3V	_	_	1.5	_	V
V _{IH2}	Input High Voltage (RES)	3V	_	_	2.4	_	V
I _{OL1}	PC0/REM Sink Current	3V	V _{OL} =0.3V	100	150	_	mA
I _{OL2}	PC0/REM Sink Current	3V	V _{OL} =0.6V	200	300	_	mA
I _{OH1}	PC0/REM Source Current	3V	V _{OH} =2.7V	-1	-2	_	mA
I _{OL3}	Sink Current of I/O Line	3V	V _{OL} =0.3V	1.5	2.5		mA
R _{PH}	Pull-high Resistance of PA Port, PB0~PB7 and RES	3V		20	40	_	kΩ

Ta=25°C



Ta=25°C

A.C. Characteristics

Symphol	Parameter		Test Conditions	Min.			
Symbol			DD Conditions		Тур.	Max.	Unit
f _{SYS}	System Clock	3V	_	400	_	4000	kHz
t _{RES}	External Reset Low Pulse Width			1			μs
t _{SST}	System Start-up timer Period	_	Power-up or wake-up from HALT		1024	_	t _{SYS}

Note: t_{SYS}=1/f_{SYS}

Functional Description

Execution flow

The HT48CA6 system clock can be derived from a crystal/ceramic resonator oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within 1 cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.


Program counter – PC

The 10-bit program counter (PC) controls the sequence in which the instructions stored in program ROM are executed and its contents specify a maximum of 1024 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by 1. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.



							- (- /		
		Execut	tion flov	v						
Mode Program Counter										
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0
Skip	PC+2									
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program counter

Note: *9~*0: Program counter bits

#9~#0: Instruction code bits

S9~S0: Stack register bits

@7~@0: PCL bits



The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

Program memory - ROM

The program memory is used to store the program instructions which are to be executed. It also contains data and table and is organized into 1024×14 bits, addressed by the program counter and table pointer.


Certain locations in the program memory are reserved for special usage:

Location 000H

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.

Table location

Any location in the ROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, 1 page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other



bits of the table word are transferred to the lower portion of TBLH, the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), where P indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack register – STACK

This is a special part of the memory used to save the contents of the program counter (PC) only. The stack is organized into one level and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call the contents of the program counter are pushed onto the stack. At the end of a subroutine signaled by a return instruction (RET), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent return address is stored).

Data memory - RAM

The data memory is designed with 42×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (32×8). Most of them are read/write, but some are read only.

The special function registers include the indirect addressing register (00H), the memory pointer register (MP;01H), the accumulator (ACC;05H) the program counter lower-order byte register (PCL;06H), the table pointer (TBLP;07H), the table higher-order byte register (TBLH;08H), the status register (STATUS;0AH) and the I/O registers (PA;12H, PB;14H, PC;16H). The remaining space before the 20H is reserved for future expanded usage and reading these locations will return the result 00H. The general purpose data memory, addressed from 20H to 3FH, is used for data and control information under instruction command.

Instruction (c)		Table Location								
Instruction(s)	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0


Table location

Note: *9~*0: Table location bits

@7~@0: Table pointer bits

P9~P8: Current program counter bits





All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through memory pointer register (MP;01H).

Indirect addressing register

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses data memory pointed to by MP (01H). Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register MP (01H) is a 6-bit register. The bit $7\sim$ 6 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the lower 6-bit data to MP.

Accumulator

The accumulator closely relates to ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. Data movement between two data memory locations has to pass through the accumulator.

Arithmetic and logic unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions.

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the contents of the status register.

Status register – STATUS

This 8-bit status register (0AH) contains the 0 flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD) and watchdog time-out flag (TO). It

Labels	Bits	Function
С	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is 0; otherwise Z is cleared.
OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared when either a system power-up or executing the CLR WDT instruction. PD is set by executing the HALT instruction.
то	5	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
_	6	Unused bit, read as "0"
_	7	Unused bit, read as "0"

Status register

also records the status information and controls the operation sequence.


With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other register. Any data written into the status register will not change the TO or PD flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PD flags can only be changed by the Watchdog Timer overflow, chip power-up, clearing the Watchdog Timer and executing the HALT instruction.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the sub-routine can corrupt the status register, precautions must be taken to save it properly.

Oscillator configuration

There are two oscillator circuits in the HT48CA6.



Both are designed for system clocks; the RC oscillator and the Crystal oscillator, which are determined by mask options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores the external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VSS in needed and the resistance must range from 51k Ω to 1M Ω . The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most

cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift for the oscillator. No other external components are needed. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

Watchdog Timer – WDT


The clock source of the WDT is implemented by instruction clock (system clock divided by 4). The clock source is processed by a frequency divider and a prescaller to yield various time out periods.

WDT time out period =
$$\frac{\text{Clock Source}}{2^n}$$

Where n= 8~11 selected by mask option.

This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by mask option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation and the WDT will lose its protection purpose. In this situation the logic can only be restarted by an external logic.

A WDT overflow under normal operation will initialize chip reset and set the status bit "TO". To clear the contents of the WDT prescaler, three methods are adopted; external reset (a low level to RES), software instructions, or a HALT instruction. There are two types of software instructions. One type is the single instruction "CLR WDT", the other type comprises two instructions, "CLR WDT1" and "CLR WDT2". Of these two types of instructions, only one can be active depending on the mask option — "CLR WDT times selection option". If the "CLR WDT" is selected (i.e.. CLRWDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case "CLR WDT1"





and "CLR WDT2" are chosen (i.e.. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip due to a time-out.

Power down operation - HALT

The HALT mode is initialized by the HALT instruction and results in the following...

- The system oscillator turns off and the WDT stops.
- The contents of the on-chip RAM and registers remain unchanged.
- WDT prescaler are cleared.
- All I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.

The system can quit the HALT mode by means of an external reset or an external falling edge signal on port B. An external reset causes a device initialization. Examining the TO and PD flags, the reason for chip reset can be determined. The PD flag is cleared when the system powers up or execute the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC (Program Counter) and SP, the others keep their original status.

The port B wake-up can be considered as a continuation of normal execution. Each bit in port B can be independently selected to wake up the device by the mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction.

Once a wake-up event(s) occurs, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy cycle period will be inserted after the wake-up.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.

Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

Some registers remain unchanged during reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different "chip resets".

то	PD	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation


Note: "u" means "unchanged".

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or when the system awakes from a HALT state.


When a system power up occurs, an SST delay is added during the reset period. But when the reset comes from the $\overline{\text{RES}}$ pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.

The functional unit chip reset status is shown below.


PC	000H
WDT Prescaler	Clear
Input/output Ports	Input mode
SP	Points to the top of the stack
Carrier Output	High level







Reset configuration



Reset timing chart



The chip reset status of the registers is summarized in the following table:

Register	WDT Time-out (Norma Operation)	RES Reset (Normal Operation)	RES Reset (HALT)
PC (Program Counter)	000H	000H	000H
MP	-นนน นนนน	-นนน นนนน	-นนน นนนน
ACC	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLP	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	นน นนนน	นน นนนน	uu uuuu
STATUS	1u uuuu	นน นนนน	01 uuuu
PA	1111 1111	1111 1111	1111 1111
РВ	1111 1111	1111 1111	1111 1111
PC	1	1	1

Note: "u" means "unchanged"

"x" means "unknown"


Carrier

The HT48CA6 provides a carrier output which shares the pin with PC0. It can be selected to be a carrier output (REM) or level output pin (PC0) by mask option. If the carrier output option is selected, setting PC0="0" to enable carrier output and setting PC0="1" to disable it at high level output.

The clock source of the carrier is implemented by instruction clock (system clock divided by 4) and processed by a frequency divider to yield various carry frequency. where m=2 or 3 and n=0~3, both are selected by mask option. If m=2, the duty cycle of the carrier output is 1/2 duty. If m=3, the duty cycle (active low) of the carrier output can be 1/2 duty or 1/3 duty also determined by mask option (with the exception of n=0).

Detailed selection of the carrier duty is shown below:

m×2 ⁿ	Duty Cycle (Active Low)
2, 4, 8, 16	1/2
3	1/3
6, 12, 24	1/2 or 1/3





The following table shows examples of carrier frequency selection.

f _{sys}	f _{CARRIER}	Duty (Active Low)	m×2 ⁿ
455445	37.92kHz	1/3 only	3
455kHz	56.9kHz	1/2 only	2

Input/output ports

There are an 8-bit bidirectional input/output port, a 6-bit input with 2-bit I/O port and 1-bit output port in the HT48CA6, labeled PA, PB and PC which are mapped to [12H], [14H], [16H] of the RAM, respectively. Each bit of PA can be selected as NMOS output or Schmitt trigger with pull-high resistor by software instruction. PB0~PB1 have the same structure with PA, while PB2~PB7 can only be used for input operation (Schmitt trigger with pull-high resistors). PC is only 1-bit output port shares the pin with carrier output. If the level option is selected, the PC is CMOS output.

Both PA and PB for the input operation, these ports are non-latched, that is, the inputs should be ready at the T2 rising edge of the instruction "MOV A, [m]" (m=12H or 14H). For PA, PB0~PB1 and PC output operation, all data are latched and remain unchanged until the output latch is rewritten.


When the PA and PB0~PB1 is used for input operation, it should be noted that before reading data from pads, a "1" should be written to the related bits to disable the NMOS device.

After chip reset, PA and PB remain at a high level input line and PC remain at high level output.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m]", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or to the accumulator.

It is recommended to apply "MOV" instructions to the I/O lines since a read-modify-write instruction may change the original state of I/O lines.

Each line of PB has a wake-up capability to the device by mask option. The highest seven bits of PC are not physically implemented, on reading them a "0" is returned and writing results in a no-operation.



Mask option


The following table shows eight kinds of mask option in the HT48CA6. All the mask options must be defined to ensure proper system functioning.

No.	Mask Option
1	WDT time-out period selection Time-out period= $\frac{\text{Clock Source}}{2^{n}}$ where n=8~11.
2	WDT enable or disable selection. This option is to decide whether the WDT timer is enabled or disabled.
3	CLRWDT times selection. This option defines how to clear the WDT by instruction. "One time" means that the CLR WDT instruction can clear the WDT. "Two times" means only if both of the CLR WDT1 and CLR WDT2 instructions have been executed, the WDT can be cleared.
4	Wake-up selection. This option defines the wake-up activity function. External input pins (PB only) all have the capability to wake-up the chip from a HALT.
5	Carrier or level output selection. This option defines the activity of PC0 to be carrier output or level output.



No.	Mask Option
6	Carry frequency selection. Carry frequency= $\frac{\text{Clock Source}}{(2 \text{ or } 3) \times 2^{n}} \text{ where } n=0~3.$
7	Carrier duty selection. There are two types of selection: 1/2 duty or 1/3 duty. If carrier frequency= Clock Source / (2, 4, 8 or 16), the duty cycle will be 1/2 duty. If carrier frequency= Clock Source / 3, the duty cycle will be 1/3 duty. If carrier frequency= Clock Source / (6, 12 or 24), the duty cycle can be 1/2 duty or 1/3 duty.
8	OSC type selection. This option is to decide if an RC or Crystal oscillator is chosen as system clock. If the Crystal oscillator is selected, the SST (System Start-up Timer) default is activated, otherwise the SST is disabled.

Application Circuits



Note: It is recommended that a 22μ F decoupling capacitor is placed between VSS and VDD. If the crystal has a value above 1MHz the capacitors are not required.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic		1	
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m] ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBC A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry Subtract data memory from ACC with carry	$ \begin{array}{c c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)$	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 ⁽¹⁾	С
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m] ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x CPL [m] CPLA [m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	$ \begin{array}{c c} 1 \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \\ 1 \\ 1 \\ 1 \\ 1 \\ 1^{(1)} \\ 1 \\ 1 \end{array} $	Z Z Z Z Z Z Z Z Z Z Z
Increment & D	Decrement	1	
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCA [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \end{array} $	None C C None None C C
Data Move			
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		(4)	
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

- Note: x: Immediate data
 - m: Data memory address
 - A: Accumulator
 - i: 0~7 number of bits
 - addr: Program memory address
 - \checkmark : Flag is affected
 - -: Flag is not affected
 - ⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
 - ⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
 - $^{(3)}$: $^{(1)}$ and $^{(2)}$
 - ⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.



Instruction Definition

ADC A,[m]	Add data memory and carry to the accumulator
Description	The contents of the specified data memory, accumulator and the carry flag a multaneously, leaving the result in the accumulator.
Operation	$ACC \leftarrow ACC+[m]+C$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
ADCM A,[m]	Add the accumulator and carry to data memory
Description	The contents of the specified data memory, accumulator and the carry flag a
	multaneously, leaving the result in the specified data memory.
Operation	$[m] \leftarrow ACC+[m]+C$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
ADD A,[m]	Add data memory to the accumulator
Description	The contents of the specified data memory and the accumulator are added.
Description	stored in the accumulator.
Operation	$ACC \gets ACC+[m]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
ADD A,x	Add immediate data to the accumulator
ADD A,x Description	
Description	Add immediate data to the accumulator The contents of the accumulator and the specified data are added, leaving the
-	Add immediate data to the accumulator The contents of the accumulator and the specified data are added, leaving the accumulator.
Description Operation	Add immediate data to the accumulator The contents of the accumulator and the specified data are added, leaving the accumulator.
Description Operation	Add immediate data to the accumulator The contents of the accumulator and the specified data are added, leaving the accumulator. ACC \leftarrow ACC+x
Description Operation Affected flag(s)	Add immediate data to the accumulator The contents of the accumulator and the specified data are added, leaving the accumulator. ACC \leftarrow ACC+x TC2 TC1 TO PD OV Z ACC C — — \checkmark \checkmark \checkmark \checkmark \checkmark \checkmark
Description Operation Affected flag(s) ADDM A,[m]	Add immediate data to the accumulator The contents of the accumulator and the specified data are added, leaving the accumulator. ACC \leftarrow ACC+x TC2 TC1 TO PD OV Z AC C — — \checkmark \checkmark \checkmark \checkmark \checkmark \checkmark Add the accumulator to the data memory Add the accumulator to the data memory TC2 TO PD OV Z AC C
Description Operation Affected flag(s)	Add immediate data to the accumulatorThe contents of the accumulator and the specified data are added, leaving the accumulator.ACC \leftarrow ACC+xTC2TC1TOPDOVZACC $ $ $$ $$ $$
Description Operation Affected flag(s) ADDM A,[m]	Add immediate data to the accumulator The contents of the accumulator and the specified data are added, leaving the accumulator. ACC \leftarrow ACC+x TC2 TC1 TO PD OV Z AC C — — \checkmark \checkmark \checkmark \checkmark \checkmark \checkmark Add the accumulator to the data memory The contents of the specified data memory and the accumulator are added. The accumulator are added.
Description Operation Affected flag(s) ADDM A,[m] Description	Add immediate data to the accumulator The contents of the accumulator and the specified data are added, leaving the accumulator. ACC \leftarrow ACC+x TC2 TC1 TO PD OV Z AC C — — \checkmark \checkmark \checkmark \checkmark \checkmark \checkmark Add the accumulator to the data memory The contents of the specified data memory and the accumulator are added. The contents of the specified data memory and the accumulator are added.
Description Operation Affected flag(s) ADDM A,[m] Description Operation	Add immediate data to the accumulator The contents of the accumulator and the specified data are added, leaving the accumulator. ACC \leftarrow ACC+x TC2 TC1 TO PD OV Z AC C — — \checkmark \checkmark \checkmark \checkmark \checkmark \checkmark Add the accumulator to the data memory The contents of the specified data memory and the accumulator are added. The contents of the specified data memory and the accumulator are added.



AND A,[m]	Logica	I AND ad	ccumula	ator with	data m	emorv		
Description	Data in	the acc	umulato	or and th	e specit	fied data		ry perfo
Operation	ACC ←	- ACC "/	AND" [r	n]				
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
						\checkmark		
AND A,x	Logica	I AND in	nmediat	e data t	o the ac	cumula	ator	
Description		the acc sult is st					ta perfo	rm a bit
Operation	ACC ←	- ACC "/	AND" x					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
			_	_		\checkmark	_	_
ANDM A,[m]	Logica	I AND da	ata men	norv wit	h the ar	cumula	ator	
Description	-	the spe		•				or nerfo
Decemption		. The re			•			
Operation	[m] ←	ACC "AI	ND″ [m]					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_		_		\checkmark		_
CALL addr	Subrou	itine call						
Description	The in	struction	uncon	ditionally	y calls a	a subro	utine lo	cated a
		m counte						
		to the st e instruc				dress is	then lo	aded. F
Operation		⊢ PC+1						
	PC ←	addr						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_	_		_	_	_
	Clear	lata mar	2024					
CLR [m]		lata mer	•	opified	data ma	monia	ra alaar	od to 0
Description		ntents o	i tile sp	ecilieu		inory a	re clean	eu 10 0.
Operation	[m] ←	UUH						
Affected flag(s)	TC2	TC1	то	PD	OV	Z	AC	С
	102		10	۳U	00	۷	AC	
			—		—	_		_



CLR [m].i	Clear b	it of data	a memo	ory				
Description	The bit	i of the	specifie	d data ı	nemory	is clea	red to 0	
Operation	[m].i ←	0						
Affected flag(s)	[
	TC2	TC1	то	PD	OV	Z	AC	С
		_	—	_	—		—	
CLR WDT	Clear W	/atchdog	g Timer					
Description	The WE cleared		ared (c	ears the	e WDT)	. The po	ower do	wn bit (
Operation	WDT ← PD and		0					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	—	0	0	—		—	
CLR WDT1	Preclea	r Watch	idoa Tin	ner				
Description			Ũ		ars the V	VDT. PI	D and T() are a
2000.19.1011	this inst	ruction	without	the oth	er precl	ear inst	ruction j	ust set
			ction ha	is been	execute	ed and t	the TO a	and PD
Operation	WDT ← PD and		^ *					
	FD and	10 ← (J					
Δ ffected flag(s)								
Affected flag(s)	TC2	TC1	то	PD	OV	7	AC	С
Affected flag(s)	TC2	TC1	TO 0*	PD 0*	0V	Z	AC	с
Affected flag(s)	TC2	TC1			OV —	Z	AC	C
Affected flag(s) CLR WDT2	Preclea		0* Idog Tin	0*			_	
	Preclea Togethe this inst	r Watch er with C	0* Idog Tin LR WD without	0* ner T1, clea the othe	ars the Ver precis	VDT. PI	D and T(ruction,	D are all sets the
CLR WDT2 Description	Preclea Togethe this inst	r Watch er with C ruction	0* Idog Tin LR WD without	0* ner T1, clea the othe	ars the Ver precis	VDT. PI	D and T(ruction,	D are all sets the
CLR WDT2	Preclea Togethe this inst	r Watch er with C ruction ruction	0* dog Tin LR WD without has bee	0* ner T1, clea the othe	ars the Ver precis	VDT. PI	D and T(ruction,	D are all sets the
CLR WDT2 Description	Preclea Togethe this inst this inst WDT ←	r Watch er with C ruction ruction	0* dog Tin LR WD without has bee	0* ner T1, clea the othe	ars the Ver preck	VDT. PI	D and T(ruction,	D are all sets the
CLR WDT2 Description Operation	Preclea Togethe this inst this inst WDT ←	r Watch er with C ruction ruction	0* dog Tin LR WD without has bee	0* ner T1, clea the othe	ars the Ver preck	VDT. PI	D and T(ruction,	D are all sets the
CLR WDT2 Description Operation	Preclea Togethe this inst this inst WDT ← PD and	rr Watch er with C rruction rruction - 00H* TO ← 0	0* Idog Tin LR WD without has bee	0* ner T1, clea the oth en exec	ars the V er preclu uted an	VDT. PI ear inst d the T(D and T(ruction, D and P	D are al sets the D flags
CLR WDT2 Description Operation	Preclea Togethe this inst this inst WDT ← PD and	r Watch er with C ruction - 00H* TO ← 0 TC1	0* Idog Tin ELR WD without has bee 0* TO 0*	0* ner T1, clea the othe en exec PD 0*	ars the V er preclu uted an	VDT. PI ear inst d the T(D and T(ruction, D and P	D are al sets the D flags
CLR WDT2 Description Operation Affected flag(s)	Preclea Togethe this inst this inst WDT ← PD and TC2 	r Watch er with C ruction r ruction - 00H* TO \leftarrow 0 TC1 	0* dog Tin cLR WD without has bee 0* TO 0* ata men specifie	0* ner T1, clea the othen en exec PD 0* nory ed data	ars the V er preclu uted an OV 	VDT. PI ear inst d the To Z y is logi	D and TC ruction, D and P AC —	D are al sets the D flags
CLR WDT2 Description Operation Affected flag(s)	Preclea Togethe this inst this inst WDT ← PD and TC2 — Comple Each bi	r Watch er with C ruction • ruction • - 00H* TO ← 0 TC1 	0* dog Tin cLR WD without has bee 0* TO 0* ata men specifie	0* ner T1, clea the othen en exec PD 0* nory ed data	ars the V er preclu uted an OV 	VDT. PI ear inst d the To Z y is logi	D and TC ruction, D and P AC —	D are al sets the D flags
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description	Preclea Togethe this inst this inst WDT ← PD and TC2 Comple Each bi which p	r Watch er with C ruction • ruction • - 00H* TO ← 0 TC1 	0* dog Tin cLR WD without has bee 0* TO 0* ata men specifie	0* ner T1, clea the othen en exec PD 0* nory ed data	ars the V er preclu uted an OV 	VDT. PI ear inst d the To Z y is logi	D and TC ruction, D and P AC —	D are al sets the D flags
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description Operation	Preclea Togethe this inst this inst WDT ← PD and TC2 Comple Each bi which p	r Watch er with C ruction • ruction • - 00H* TO ← 0 TC1 	0* dog Tin cLR WD without has bee 0* TO 0* ata men specifie	0* ner T1, clea the othen en exec PD 0* nory ed data	ars the V er preclu uted an OV 	VDT. PI ear inst d the To Z y is logi	D and TC ruction, D and P AC —	D are al sets the D flags



CPLA [m]	Complement data memory and place result in the accumulator
Description	Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.
Operation	$ACC \leftarrow [\overline{m}]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DAA [m]	Decimal-Adjust accumulator for addition
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumu- lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD ad- justment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DEC [m]	Decrement data memory
Description	Data in the specified data memory is decremented by 1.
Operation	[m] ← [m]–1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DECA [m]	Decrement data memory and place result in the accumulator
Description	Data in the specified data memory is decremented by 1, leaving the result in the accumula- tor. The contents of the data memory remain unchanged.
Operation	ACC \leftarrow [m]-1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



DescriptionThis instruction stops program execution and turns off the system clock. The content the RAM and registers are retained. The WDT and prescaler are cleared. The power of bit (PD) is set and the WDT time-out bit (TO) is cleared.Operation $PC \leftarrow PC+1$ $PD \leftarrow 1$ $TO \leftarrow 0$ Affected flag(s) $\overline{TC2 TC1 TO PD OV Z AC C}$ $ $		
the RAM and registers are relained. The WDT and prescaler are cleared. The power do bit (PD) is set and the WDT time-out bit (TO) is cleared. Operation $PC \leftarrow PC+1$ $PD \leftarrow 1$ $TO \leftarrow 0$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} PD OV Z AC C INC [m] Increment data memory Increment data memory Increment data memory Increment data memory Description Data in the specified data memory is incremented by 1 Operation $[m] \leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} PD OV Z AC C INCA [m] Increment data memory and place result in the accumulator Description Data in the specified data memory remain unchanged. Operation ACC $\leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} PD OV Z AC C JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, control is passed to this destination. Operation $PC \leftarrow addr$ Affected flag(s) $\overline{TC2}$ \overline{TO} PD OV Z AC C <td>HALT</td> <td>Enter power down mode</td>	HALT	Enter power down mode
Affected flag(s)	Description	the RAM and registers are retained. The WDT and prescaler are cleared. The power de
TO \leftarrow 0Affected flag(s)TC2 TC1 TO PD OV Z AC C I I I I I I I I I I I I I I I I I I I	Operation	PC ← PC+1
Affected flag(s) $\overline{C2} \overline{C1} \overline{T0} PD OV Z AC C \\ \hline \hline$		PD ← 1
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		$TO \leftarrow 0$
INC [m]Increment data memoryDescriptionData in the specified data memory is incremented by 1Operation $[m] \leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC2}$ $\overline{TC1}$ \overline{TC} \overline{TD} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} $\overline{-}$ $\overline{-}$ $\overline{-}$ \overline{O} \overline{Z} \overline{AC} \overline{C} $\overline{-}$ $\overline{-}$ \overline{O} \overline{Z} \overline{AC} \overline{C} \overline{D} \overline{OV} \overline{Z} \overline{AC} \overline{C} \overline{C} \overline{O} \overline{C} \overline{O} \overline{AC} \overline{C} \overline{D} \overline{O} \overline{AC} \overline{C} \overline{D} \overline{O} \overline{AC} \overline{C} \overline{D} \overline{O} \overline{AC} \overline{O} \overline{C} \overline{O}	Affected flag(s)	
INC [m] Increment data memory Description Data in the specified data memory is incremented by 1 Operation $[m] \leftarrow [m]+1$ Affected flag(s) $\overline{\Box C2} \ TC1 \ TO \ PD \ OV \ Z \ AC \ C \ 1$		TC2 TC1 TO PD OV Z AC C
Description Data in the specified data memory is incremented by 1 Operation $[m] \leftarrow [m]+1$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}{\ $		0 1
Description Data in the specified data memory is incremented by 1 Operation $[m] \leftarrow [m]+1$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}{ \sqrt{4} \sqrt{4} \sqrt{4} \sqrt{4}$		
Operation [m] \leftarrow [m]+1 Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} INCA [m] Increment data memory and place result in the accumulator Description Data in the specified data memory is incremented by 1, leaving the result in the accum tor. The contents of the data memory remain unchanged. Operation $ACC \leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, control is passed to this destination. Operation $PC \leftarrow addr$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} Operation $PC \leftarrow addr$ $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} MOV A.[m] Move data memory to the accumulator \overline{C} <t< td=""><td>INC [m]</td><td>Increment data memory</td></t<>	INC [m]	Increment data memory
Affected flag(s) $ \frac{\overrightarrow{\GammaC2} \overrightarrow{\GammaC1} \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} \\ \hline $	Description	Data in the specified data memory is incremented by 1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Operation	[m] ← [m]+1
INCA [n] Increment data memory and place result in the accumulator Description Data in the specified data memory is incremented by 1, leaving the result in the accum tor. The contents of the data memory remain unchanged. Operation ACC \leftarrow [m]+1 Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, control is passed to this destination. Operation $PC \leftarrow$ addr Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} MOV A.[m] Move data memory to the accumulator Description The contents of the specified data memory are copied to the accumulator. Operation ACE \leftarrow [m] Affected flag(s) $\overline{ACC} \leftarrow$ [m] $\overline{Affected flag(s)}$ $\overline{ACC} \leftarrow$ [m]	Affected flag(s)	
INCA [m] Increment data memory and place result in the accumulator Description Data in the specified data memory is incremented by 1, leaving the result in the accum tor. The contents of the data memory remain unchanged. Operation ACC \leftarrow [m]+1 Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} PD \overline{OV} \overline{Z} \overline{ACC} \overline{C} JMP addr Directly jump Directly jump \overline{Corrol} \overline{Corrol} \overline{Corrol} \overline{Corrol} \overline{Corrol} \overline{Corrol} \overline{CC} \overline{Corrol} </td <td></td> <td>TC2 TC1 TO PD OV Z AC C</td>		TC2 TC1 TO PD OV Z AC C
INCA [m] Increment data memory and place result in the accumulator Description Data in the specified data memory is incremented by 1, leaving the result in the accum tor. The contents of the data memory remain unchanged. Operation ACC \leftarrow [m]+1 Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, control is passed to this destination. Operation PC \leftarrow addr Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ $\Box = $		
Description Data in the specified data memory is incremented by 1, leaving the result in the accumtor. The contents of the data memory remain unchanged. Operation ACC \leftarrow [m]+1 Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, control is passed to this destination. Operation PC \leftarrow addr Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, control is passed to this destination. Operation $PC \leftarrow$ addr Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} MOV A,[m] Move data memory to the accumulator Description The contents of the specified data memory are copied to the accumulator. Operation $ACC \leftarrow [m]$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{TO} \overline{TO} \overline{TO} <td< td=""><td></td><td></td></td<>		
Description Data in the specified data memory is incremented by 1, leaving the result in the accumtor. The contents of the data memory remain unchanged. Operation ACC \leftarrow [m]+1 Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, control is passed to this destination. Operation PC \leftarrow addr Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, control is passed to this destination. Operation PC \leftarrow addr Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} MOV A,[m] Move data memory to the accumulator Description The contents of the specified data memory are copied to the accumulator. Operation ACC \leftarrow [m] Affected flag(s) \overline{C} \overline{C} \overline{C} \overline{C} \overline{C} \overline{C} \overline{C} <	INCA [m]	Increment data memory and place result in the accumulator
tor. The contents of the data memory remain unchanged.OperationACC \leftarrow [m]+1Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} PD OV Z AC C JMP addrDirectly jumpDescriptionThe program counter are replaced with the directly-specified address unconditionally, control is passed to this destination.OperationPC \leftarrow addrAffected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} PD OV Z AC C MOV A,[m]Move data memory to the accumulatorMove data memory are copied to the accumulator.OperationACC \leftarrow [m]Affected flag(s) $ACC \leftarrow$ [m]		
Operation $ACC \leftarrow [m]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ JMP addrDirectly jumpDirectly jump $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ DescriptionThe program counter are replaced with the directly-specified address unconditionally, control is passed to this destination. $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ Operation $PC \leftarrow addr$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ Affected flag(s) $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ MOV A,[m]Move data memory to the accumulator $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ DescriptionThe contents of the specified data memory are copied to the accumulator. $\overline{\Box}$ Operation $ACC \leftarrow [m]$ $ACC \leftarrow [m]$ $\overline{\Box}$ $\overline{\Box}$ Affected flag(s) $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$ $\overline{\Box}$	Description	
Affected flag(s) $\overline{TC2} TC1 TO PD OV Z AC C$ $ - - - - - - - - - - $	Operation	
Image: TC2TC1TOPDOVZACCJMP addrDirectly jumpDescriptionThe program counter are replaced with the directly-specified address unconditionally, control is passed to this destination.OperationPC ←addrAffected flag(s) $TC2$ TC1TOPDOVZACCMOV A,[m]Move data memory to the accumulatorDescriptionThe contents of the specified data memory are copied to the accumulator.OperationACC ← [m]Affected flag(s)		
JMP addrDirectly jumpDescriptionThe program counter are replaced with the directly-specified address unconditionally, control is passed to this destination.OperationPC ←addrAffected flag(s) $\overline{TC2 TC1 T0 PD OV Z AC C}$ $ $	/ootouug(o)	TC2 TC1 TO PD OV Z AC C
JMP addr Directly jump Description The program counter are replaced with the directly-specified address unconditionally, control is passed to this destination. Operation PC ←addr Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ MOV A,[m] Move data memory to the accumulator Description The contents of the specified data memory are copied to the accumulator. Operation ACC ← [m] Affected flag(s) Affected flag(s)		
DescriptionThe program counter are replaced with the directly-specified address unconditionally, control is passed to this destination.OperationPC \leftarrow addrAffected flag(s)TC2 TC1 TO PD OV Z AC CTC2 TC1 TO PD OV Z AC CMOV A,[m]Move data memory to the accumulatorDescriptionThe contents of the specified data memory are copied to the accumulator.OperationACC \leftarrow [m]Affected flag(s)		
DescriptionThe program counter are replaced with the directly-specified address unconditionally, control is passed to this destination.OperationPC \leftarrow addrAffected flag(s)TC2 TC1 TO PD OV Z AC CTC2 TC1 TO PD OV Z AC CMOV A,[m]Move data memory to the accumulatorDescriptionThe contents of the specified data memory are copied to the accumulator.OperationACC \leftarrow [m]Affected flag(s)	.IMP addr	Directly jump
control is passed to this destination.Operation $PC \leftarrow addr$ Affected flag(s) $\overline{TC2} TC1 TO PD OV Z AC C$ $- - - - - -$ MOV A,[m] Move data memory to the accumulatorDescriptionThe contents of the specified data memory are copied to the accumulator.Operation $ACC \leftarrow [m]$ Affected flag(s)		
Operation $PC \leftarrow addr$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} PD OV Z AC C $ -$ MOV A,[m] Move data memory to the accumulatorDescriptionThe contents of the specified data memory are copied to the accumulator.Operation $ACC \leftarrow [m]$ Affected flag(s)	Description	
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ MOV A,[m] Move data memory to the accumulator Move data memory are copied to the accumulator. Description The contents of the specified data memory are copied to the accumulator. Operation $ACC \leftarrow [m]$ Affected flag(s) $-$	Operation	
TC2TC1TOPDOVZACC $ -$ MOV A,[m]Move data memory to the accumulatorDescriptionThe contents of the specified data memory are copied to the accumulator.OperationACC \leftarrow [m]Affected flag(s)		
MOV A,[m] Move data memory to the accumulator Description The contents of the specified data memory are copied to the accumulator. Operation ACC \leftarrow [m] Affected flag(s) Image: Complement of the specified data memory are copied to the accumulator.	Allected liag(s)	
Description The contents of the specified data memory are copied to the accumulator. Operation ACC ← [m] Affected flag(s)		TC2 TC1 TO PD OV Z AC C
Description The contents of the specified data memory are copied to the accumulator. Operation ACC ← [m] Affected flag(s)		
Description The contents of the specified data memory are copied to the accumulator. Operation ACC ← [m] Affected flag(s)		
Operation ACC ← [m] Affected flag(s)		
Affected flag(s)	Description	The contents of the specified data memory are copied to the accumulator.
	Operation	$ACC \leftarrow [m]$
TC2 TC1 TO PD OV Z AC C	Affected flag(s)	
		TC2 TC1 TO PD OV Z AC C



MOV A,x	Move i	immedia	te data f	to the a	ccumula	itor		
Description	The 8-	bit data	specifie	d by the	code is	loade	d into the	e accur
Operation	ACC ←	– x						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_			—	_		
MOV [m],A	Move	the accu	mulator	to data	memor	/		
Description	The co memo	ontents o ries).	f the acc	cumulat	or are c	opied to	o the spe	ecified
Operation	[m] <i>←I</i>	ACC						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_	_		—	_	—
NOP	No ope	eration						
Description	No ope	eration is	perform	ned. Ex	ecution	continu	ues with	the ne
Operation	PC ←	PC+1						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_					_	
OR A,[m]	Logica	I OR acc	cumulate	or with c	lata me	mory		
Description	-	n the acc				-	ata mem	ory (on
	form a	bitwise I	ogical_	OR ope	ration. 1	he res	ult is sto	red in t
Operation	ACC ←	– ACC "	OR″ [m]					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_	_	—	\checkmark	_	_
OR A,x	Logica	I OR imr	nediate	data to	the acc	umulat	or	
Description		n the acc					ata perfo	orm a b
		sult is st		the accu	umulato	r.		
Operation	ACC ↔	– ACC "	OR″ x					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_				V		—
ORM A,[m]		l OR dat	a memo	ory with	the acc	umulate	or	
	Logica		u mome					
Description	Data i	n the da	ta mem	iory (on				,
	Data ii bitwise	n the da e logical_	ta mem OR ope	iory (on				,
Operation	Data ii bitwise	n the da	ta mem OR ope	iory (on				,
	Data in bitwise [m] ↔	n the da logical_ ACC "OF	ta mem OR ope R″ [m]	ory (on eration.	The res	ult is st	ored in t	he data
Operation	Data ii bitwise	n the da e logical_	ta mem OR ope	iory (on				,



RET	Return	from su	broutine	9				
Description	The program counter is restored from the stack. This is a 2-cycle instruction.							
Operation	$PC \leftarrow Stack$							
Affected flag(s)	[
	TC2	TC1	то	PD	OV	Z	AC	С
		_	_	_	_	_	—	
RET A,x	Return	and pla	ce imme	ediate d	ata in th	ne accu	mulator	
Description	The pro fied 8-b	gram co it imme			ed from t	he stac	k and th	e accur
Operation	PC ← S	Stack						
	ACC ←	X						
Affected flag(s)	TOO	TO 4	TO		01/	7		-
	TC2	TC1	то	PD	OV	Z	AC	C
			_	_				
RL [m]	Rotate	data me	mory le	eft				
Description	The cor	ntents of	the spe	cified d	ata men	nory are	rotated	l 1 bit le
Operation	[m].(i+1) ← [m]	.i; [m].i:	bit i of tl	ne data	memor	y (i=0~6	6)
	[m].0 ←	- [m].7						
Affected flag(s)		701			<i></i>	_		
	TC2	TC1	то	PD	OV	Z	AC	С
			—					
RLA [m]	Rotate	data me	emory le	eft and p	lace res	sult in th	ne accui	mulator
Description	Data in rotated	•						
Operation	rotated result in the accumulator. The contents of the data memory remain unchanged ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	—	—	_		—		_
RLC [m]	Rotate	data me	mory le	oft throu	ah carn	,		
Description	The cor		•				d the ca	arry flag
2000.19.1011		the carr						
Operation	[m].(i+1) ← [m]	.i; [m].i:	bit i of tl	ne data	memor	y (i=0~6	6)
	[m].0 ←							
Affected flog(a)	C ←[n	nj. <i>1</i>						
Affected flag(s)	TC2	TC1	то	חס	01/	7	AC	C
	TC2	TC1	то	PD	OV	Z	AC	C
	—	—	—	—	—	—	—	\checkmark

HOLTEK	

RLCA [m]	Rotate left through carry and place result in the accumulator							
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored in the accumulator but the contents of the data memory remain unchanged.							
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C C \leftarrow [m].7							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
RR [m]	Rotate data memory right							
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit							
Operation	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow [m].0							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
	TC2 TC1 TO PD OV Z AC C							
RRA [m]								
RRA [m] Description	TC2 TC1 TO PD OV Z AC C							
	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learning the specified data memory is rotated 1 bit right with bit 0 rotated data memory is rotated 1 bit right with bit 0 rotated data memory is rotated							
Description	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)							
Description Operation	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)							
Description Operation	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchang ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0							
Description Operation	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchang ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0							
Description Operation Affected flag(s)	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TC2 TC1 TO PD OV Z AC C - - - - - - -							
Description Operation Affected flag(s)	Image: constraint of the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learData in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, learthe rotated result in the accumulator. The contents of the data memory remain unchangACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)ACC.7 \leftarrow [m].0TC2TC1TOPDOVZACCImage: Account of the data memory right through carryThe contents of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together rotated of the specified data memory and the carry flag are together flag.							
Description Operation Affected flag(s) RRC [m] Description	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TC2 TC1 TO PD OV Z AC C - - - - - - - - - Rotate data memory right through carry The contents of the specified data memory and the carry flag are together rotated right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C							
Description Operation Affected flag(s) RRC [m] Description Operation	Rotate right and place result in the accumulator Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, lear the rotated result in the accumulator. The contents of the data memory remain unchange ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0 TC2 TC1 TO PD OV Z AC C - - - - - - - - - Rotate data memory right through carry The contents of the specified data memory and the carry flag are together rotated right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) [m].7 \leftarrow C							

	HT4
RRCA [m]	Rotate right through carry and place result in the accumulator
Description	Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 the carry bit and the original carry flag is rotated into the bit 7 position. The rotated stored in the accumulator. The contents of the data memory remain unchanged.
Operation	ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow C C \leftarrow [m].0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SBC A,[m]	Subtract data memory and carry from the accumulator
Description	The contents of the specified data memory and the complement of the carry flag tracted from the accumulator, leaving the result in the accumulator.
Operation	$ACC \leftarrow ACC+[\overline{m}]+C$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
SBCM A,[m]	Subtract data memory and carry from the accumulator The contents of the specified data memory and the complement of the carry flag
Description	The contents of the specified data memory and the complement of the carry hag
	tracted from the accumulator, leaving the result in the data memory.
Operation	tracted from the accumulator, leaving the result in the data memory. [m] $\leftarrow ACC+[\overline{m}]+C$
•	
•	
•	[m] ← ACC+[m]+C
Affected flag(s)	$[m] \leftarrow ACC+[\overline{m}]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}$ $\boxed{- - - - }$
Affected flag(s)	$[m] \leftarrow ACC+[\overline{m}]+C$ $TC2 TC1 TO PD OV Z AC C$
Affected flag(s)	$[m] \leftarrow ACC+[\overline{m}]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}{- - - - \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt{ \sqrt$
Affected flag(s)	[m] ← ACC+[m]+C $\begin{array}{c ccccccccccccccccccccccccccccccccccc$
Affected flag(s) SDZ [m] Description	$[m] \leftarrow ACC+[m]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}{$
Affected flag(s) SDZ [m] Description Operation	$[m] \leftarrow ACC+[m]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}{-\!\!\!\!\!\!-\!\!\!\!\!-\!\!\!\!\!-\!\!\!\!-\!\!\!\!\!-\!\!\!\!-\!$
Affected flag(s) SDZ [m] Description Operation	$[m] \leftarrow ACC+[m]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}{-\!\!\!\!\!\!-\!\!\!\!\!-\!\!\!\!\!-\!\!\!\!-\!\!\!\!\!-\!\!\!\!-\!$
Affected flag(s) SDZ [m] Description Operation	$[m] \leftarrow ACC+[m]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}{\ -\sqrt{-\sqrt{-\sqrt{-\sqrt{-\sqrt{-\sqrt{-\sqrt{-\sqrt{-\sqrt{-\sqrt{-\sqrt{-\sqrt{-\sqrt$
Operation Affected flag(s) SDZ [m] Description Operation Affected flag(s)	$[m] \leftarrow ACC+[\overline{m}]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}{ - - - - - - - - - - - - - $
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	$[m] \leftarrow ACC+[\overline{m}]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}{- - - - - $
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	$[m] \leftarrow ACC+[\overline{m}]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}$ $$
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	$[m] \leftarrow ACC+[\overline{m}]+C$ $TC2 TC1 TO PD OV Z AC C \\ \hline - - - - \sqrt$
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m]	$[m] \leftarrow ACC+[\overline{m}]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}$ $$
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description	$[m] \leftarrow ACC+[\overline{m}]+C$ $TC2 TC1 TO PD OV Z AC C \\ \hline - - - - \sqrt$
Affected flag(s) SDZ [m] Description	$[m] \leftarrow ACC+[\overline{m}]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}$ $$
Affected flag(s) SDZ [m] Description Operation Affected flag(s) SDZA [m] Description Operation	$[m] \leftarrow ACC+[\overline{m}]+C$ $\boxed{TC2 TC1 TO PD OV Z AC C}$ $$



SET [m]	Set data memory							
Description	Each bit of the specified data memory is set to 1.							
Operation	[m] ← FFH							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
SET [m]. i	Set bit of data memory							
Description	Bit i of the specified data memory is set to 1.							
Operation	[m].i ← 1							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
SIZ [m]	Skip if increment data memory is 0							
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the fol-							
	lowing instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with							
	the next instruction (1 cycle).							
Operation	Skip if ([m]+1)=0, [m] ← ([m]+1)							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
SIZA [m]	Increment data memory and place result in ACC, skip if 0							
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the next							
	instruction is skipped and the result is stored in the accumulator. The data memory re-							
	mains unchanged. If the result is 0, the following instruction, fetched during the current in-							
	struction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).							
Operation	Skip if ([m]+1)=0, ACC ← ([m]+1)							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
SNZ [m].i	Skip if bit i of the data memory is not 0							
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data							
	memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-							
	wise proceed with the next instruction (1 cycle).							
Operation	Skip if [m].i≠0							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							



SUB A,[m] Subtract data memory from the accumulator Description The specified data memory is subtracted from the contents or result in the accumulator. Operation ACC \leftarrow ACC+[m]+1 Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} SUBM A,[m] Subtract data memory from the accumulator The specified data memory is subtracted from the contents or result in the data memory. Operation $\overline{Im} \leftarrow ACC + [m] + 1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} SUB A,x Subtract immediate data from the accumulator $\overline{Description}$ The immediate data specified by the code is subtracted from tor, leaving the result in the accumulator. $\overline{Operation}$ $\overline{ACC} \leftarrow \overline{ACC} + \overline{x} + 1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} SWAP [m] Swap nibbles within the data memory $\overline{Operation}$ $\overline{Im} - \overline{m} -$									
result in the accumulator. Operation $ACC \leftarrow ACC+[m]+1$ Affected flag(s) $\frac{TC2 TC1 TO PD OV Z AC C}{$	SUB A,[m]	Subtrac	ct data r	nemory	from th	e accun	nulator		
Affected flag(s) $TC2$ TC1 TO TO PD PD PD PD PD PD 	Description	The specified data memory is subtracted from the contents of the accumulator, leaving result in the accumulator.							
TC2TC1TOPDOVZACC $ -$	Operation	ACC ←	$ACC \leftarrow ACC+[\overline{m}]+1$						
SUBM A.[m]Subtract data memory from the accumulatorDescriptionThe specified data memory is subtracted from the contents o result in the data memory.Operation $[m] \leftarrow ACC+[m]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} SUB A,xSubtract immediate data from the accumulator $\overline{Description}$ The immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC $\leftarrow ACC+\bar{x}+1$ \overline{AC} \overline{C} Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} $\overline{Operation}$ ACC $\leftarrow ACC+\bar{x}+1$ $\overline{Affected flag(s)}$ $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} $\overline{Operation}$ $[m].3-[m].0 \leftrightarrow [m].7-[m].4$ $\overline{Affected flag(s)}$ $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} $\overline{Operation}$ $[m].3-[m].0 \leftrightarrow [m].7-[m].4$ $\overline{Affected flag(s)}$ $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} $\overline{Operation}$ \overline{CC} \overline{CC} \overline{O} \overline{D} \overline{AC} \overline{C} \overline{C} $\overline{Operation}$ \overline{CC} $\overline{CC}.0 \leftarrow [m].7-[m].4$ $\overline{ACC}.7-ACC.0 \leftarrow [m].7-[m].4$ $\overline{ACC}.7-ACC.4 \leftarrow [m].3-[m].0$ $\overline{Affected flag(s)}$ $\overline{Operation}$ $\overline{ACC}.3-ACC.0 \leftarrow [m].7-[m].4$ $\overline{ACC}.7-ACC.4 \leftarrow [m].3-[m].0$ $\overline{Affected flag(s)}$ <td>Affected flag(s)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Affected flag(s)								
SUBM A,[m]Subtract data memory from the accumulatorDescriptionThe specified data memory is subtracted from the contents o result in the data memory.Operation $[m] \leftarrow ACC+[m]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} AC C \Box SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC $\leftarrow ACC+\bar{x}+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} AC \overline{C} \Box SWAP [m]Swap nibbles within the data memoryThe low-order and high-order nibbles of the specified data no ries) are interchanged. $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} \Box SWAPA [m]Swap data memory and place result in the accumulatorThe low-order and high-order nibbles of the specified data no ries) are interchanged.Operation $[m].3-[m].0 \leftrightarrow [m].7-[m].4$ \overline{AC} \overline{AC} \overline{C} $\overline{-}$ $\overline{-}$ SWAPA [m]Swap data memory and place result in the accumulator ro place result to the accumulator. The contents of the data no ring the result to the accumulator. The contents of the data no ring the result to the accumulator. The contents of the data no ring the result to the accumulator. The contents of the data no ring the result to the accumulator. The contents of the data no ring the result to the accumulator. The contents of the data no ring the result to the accumulator. The contents of t		TC2	TC1	то	PD	OV	Z	AC	С
DescriptionThe specified data memory is subtracted from the contents or result in the data memory.Operation $[m] \leftarrow ACC+[\overline{m}]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} \overline{U} SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC $\leftarrow ACC+\overline{x}+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} \overline{U} SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data meries) are interchanged.Operation $[m].3-[m].0 \leftrightarrow [m].7-[m].4$ \overline{U} \overline{U} \overline{U} \overline{U} SWAPA [m]Swap data memory and place result in the accumulator \overline{U} \overline{U} \overline{U} DescriptionThe low-order and high-order nibbles of the specified data mering the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the d			—	_	_	\checkmark	\checkmark	\checkmark	\checkmark
result in the data memory.Operation $[m] \leftarrow ACC+[\overline{m}]+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.Operation $ACC \leftarrow ACC+\overline{x}+1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data no ries) are interchanged.Operation $[m].3-[m].0 \leftrightarrow [m].7-[m].4$ \overline{ACC} \overline{C} SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data no ries) are interchanged.Operation $[m].3-[m].0 \leftrightarrow [m].7-[m].4$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{ACC} SWAPA [m]Swap data memory and place result in the accumulator $The low-order and high-order nibbles of the specified data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming t$	SUBM A,[m]	Subtrac	ct data r	nemory	from th	e accun	nulator		
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SUB A,xSubtract immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC \leftarrow ACC+ \overline{x} +1Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data meries) are interchanged.Operation $[m].3^-[m].0 \leftrightarrow [m].7^-[m].4$ ACC C SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data meries) are interchanged.Operation $[m].3^-[m].0 \leftrightarrow [m].7^-[m].4$ Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C SWAPA [m]Swap data memory and place result in the accumulator $The low-order and high-order nibbles of the specified data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data min$	Description	•			•	subtract	ed from	the cor	itents o
TC2TC1TOPDOVZACC $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SUB A,xSubtract immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC \leftarrow ACC+ \overline{x} +1Affected flag(s) $\overline{TC2}$ TC1TOPDOVZACC $$ $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SWAP [m]Swap nibbles within the data memorySwap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data meres) are interchanged.Operation[m]. $3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$ Affected flag(s) $\overline{TC2}$ TC1TOPDOVZACCSWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data meresOperation $\overline{TC2}$ TC1TOPDOVZACC $ -$ SWAPA [m]Swap data memory and place result in the accumulatorThe low-order and high-order nibbles of the specified data meres $ -$ OperationACC.3~ACC.0 \leftarrow [m].7~[m].4ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s) $ -$ Affected flag(s) $ -$	Operation	[m] ← A	ACC+[m	ī]+1					
SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC \leftarrow ACC+ \overline{x} +1Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} PD \overline{OV} \overline{Z} \overline{AC} \overline{C} SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data meries) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s)SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data meries) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) $\overline{TC2}$ TC2TC1TOPDOVZACC $ -$ <td>Affected flag(s)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	Affected flag(s)								
SUB A,xSubtract immediate data from the accumulatorDescriptionThe immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC \leftarrow ACC+x+1Affected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} \text{Z} \text{AC} \text{C} $		TC2	TC1	то	PD	OV	Z	AC	С
DescriptionThe immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC \leftarrow ACC $+\bar{x}+1$ Affected flag(s)TC2 TC1 TO PD OV Z AC C $-$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memoryDescriptionImmediate data memoryDescriptionTC2 TC1 TO PD OV Z AC C $-$ Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s)SWAPA [m]Swap data memory and place result in the accumulator The low-order and high-order nibbles of the specified data memoryDescriptionColspan="2">Colspan="2"Colspan="2">Colspan="2"Colspan="2"Colspan="2" <t< td=""><td></td><td>_</td><td>_</td><td>_</td><td>_</td><td>\checkmark</td><td>\checkmark</td><td>\checkmark</td><td>\checkmark</td></t<>		_	_	_	_	\checkmark	\checkmark	\checkmark	\checkmark
DescriptionThe immediate data specified by the code is subtracted from tor, leaving the result in the accumulator.OperationACC \leftarrow ACC $+\bar{x}+1$ Affected flag(s)TC2 TC1 TO PD OV Z AC C $-$ TC2 TC1 TO PD OV Z AC C $-$ OV Z AC C $-$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memoryDescriptionTC2 TC1 TO PD OV Z AC C $-$ OperationImplication (m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s)SWAPA [m]Swap data memory and place result in the accumulator The low-order and high-order nibbles of the specified data memoryDescriptionThe low-order and high-order nibbles of the specified data memoryOperationCOPERTIMENT OF DOV Z AC C $-$ TC2 TC1 TO PD OV Z AC C $-$ OP OV Z AC C $-$ SWAPA [m]Swap data memory and place result in the accumulator The low-order and high-order nibbles of the specified data memoryDescriptionACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s)Affected flag(s)		0.11							
tor, leaving the result in the accumulator.Operation $ACC \leftarrow ACC + \bar{x} + 1$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} Z \overline{AC} C \overline{U} $ \sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ $\sqrt{1}$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data meries) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} Z \overline{AC} C SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the acumulator. The co	·								
Operation $ACC \leftarrow ACC + \bar{x} + 1$ Affected flag(s) $\overline{TC2} TC1 TO PD OV Z AC C C - - - \sqrt{ \sqrt{ \sqrt{ \sqrt{ $	Description							uptracte	u from
Affected flag(s) $\overline{\text{TC2}}$ $\overline{\text{TC1}}$ $\overline{\text{TO}}$ $\overline{\text{PD}}$ $\overline{\text{OV}}$ $\overline{\text{Z}}$ $\overline{\text{AC}}$ $\overline{\text{C}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data meries) are interchanged.Operation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) $\overline{\text{TC2}}$ $\overline{\text{TC1}}$ $\overline{\text{TO}}$ $\overline{\text{PD}}$ $\overline{\text{OV}}$ $\overline{\text{Z}}$ $\overline{\text{AC}}$ $\overline{\text{C}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ $\overline{\text{U}}$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the data mering the result to the accumulator. The contents of the	Operation		_	_					
Image: Swap (m)Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memoryDescription[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} SWAPA [m]Swap data memory and place result in the accumulatorThe low-order and high-order nibbles of the specified data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The content ming the resu	Affected flag(s)								
SWAP [m]Swap nibbles within the data memoryDescriptionThe low-order and high-order nibbles of the specified data memoryOperation[m].3~[m].0 \leftrightarrow [m].7~[m].4Affected flag(s) $\overline{TC2}$ $TC1$ TO PD OV Z AC C $ -$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data memoryOperationACC.3~ACC.0 \leftarrow [m].7~[m].4ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s)		TC2	TC1	то	PD	OV	Z	AC	С
DescriptionThe low-order and high-order nibbles of the specified data m ries) are interchanged.Operation $[m].3~[m].0 \leftrightarrow [m].7~[m].4$ Affected flag(s)TC2 TC1 TO PD OV Z AC C $ -$ SWAPA [m]Swap data memory and place result in the accumulator The low-order and high-order nibbles of the specified data m ing the result to the accumulator. The contents of the data m OperationOperationACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s)				_	_	\checkmark	\checkmark	\checkmark	\checkmark
$\begin{array}{c} \text{ries} \text{) are interchanged.} \\ \text{Operation} \\ \text{Affected flag(s)} \\ \hline \hline \text{TC2} \hline \text{TC1} \hline \text{TO} PD \text{OV} Z AC C \\ \hline \hline$	SWAP [m]	Swap n	nibbles v	vithin th	e data r	nemory			
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data ming the result to the accumulator. The contents of the data ming the result to the accumulato	Description			-		nibbles	of the s	pecified	l data n
TC2TC1TOPDOVZACC $ -$ SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The contents of the data ming the result to the accumulator. The content ming the result to th	Operation	[m].3~[i	m].0 ↔	[m].7~[ı	m].4				
SWAPA [m]Swap data memory and place result in the accumulatorDescriptionThe low-order and high-order nibbles of the specified data ming the result to the accumulator. The contents of the data nOperationACC.3~ACC.0 \leftarrow [m].7~[m].4ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s)	Affected flag(s)								
DescriptionThe low-order and high-order nibbles of the specified data ming the result to the accumulator. The contents of the data ming the result to the accumulator.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s)		TC2	TC1	то	PD	OV	Z	AC	С
DescriptionThe low-order and high-order nibbles of the specified data ming the result to the accumulator. The contents of the data ming the result to the accumulator.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s)									_
DescriptionThe low-order and high-order nibbles of the specified data ming the result to the accumulator. The contents of the data ming the result to the accumulator.OperationACC.3~ACC.0 \leftarrow [m].7~[m].4ACC.7~ACC.4 \leftarrow [m].3~[m].0Affected flag(s)	SWAPA [m]	Swap	lata mer	morv an	d place	result i	n the ac	cumula	tor
$\begin{array}{c} \text{ing the result to the accumulator. The contents of the data m} \\ \text{Operation} & \text{ACC.3}\text{-}\text{ACC.0} \leftarrow [m].7\text{-}[m].4 \\ \text{ACC.7}\text{-}\text{ACC.4} \leftarrow [m].3\text{-}[m].0 \\ \text{Affected flag(s)} \end{array}$		•			•				
ACC.7~ACC.4 \leftarrow [m].3~[m].0 Affected flag(s)	·			-					
Affected flag(s)	Operation	ACC.3-	-ACC.0	← [m].7	7~[m].4				
		ACC.7-	~ACC.4	← [m].3	3~[m].0				
TC2 TC1 TO PD OV Z AC C - - - - - - - -	Affected flag(s)								
		TC2	TC1	то	PD	OV	Z	AC	С
			—						



the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if (m)=0 Affected flag(s) $ \frac{TC2}{TC1} TO PD OV Z AC C $	SZ [m]	Skip if data memory is 0							
operation Skip if [m]=0 Affected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} \text{Z} \text{AC} \text{C} \\ \hline \hline \hline & - & - & - & - & - & - & - & - &$	Description	If the contents of the specified data memory are 0, the following instruction, fetched during							
Operation Skip if [m]=0 Affected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} Z \text{AC} \text{C} \\ \hline \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$									
TC2 TC1 TO PD OV Z AC C - - - - - - - - - SZA [m] Move data memory to ACC, skip if 0 Description The contents of the specified data memory are copied to the accumulator. If the contents is 0, the following instruction, fetched during the current instruction (2 cycles). Otherwise procees with the next instruction (1 cycle). Operation Skip if (m)=0 AC C - <td>Operation</td> <td></td>	Operation								
SZA [m] Move data memory to ACC, skip if 0 Description The contents of the specified data memory are copied to the accumulator. If the contents is 0, the following instruction, fetched during the current instruction execution, is discarde and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise procee with the next instruction (1 cycle). Operation Skip if [m]=0 Affected flag(s) $TC2 TC1 TO PD OV Z AC C$	Affected flag(s)								
Description The contents of the specified data memory are copied to the accumulator. If the contents i 0, the following instruction, fetched during the current instruction execution, is discarde and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if $[m]=0$ Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C SZ [m].i Skip if bit i of the data memory is 0 If bit i of the specified data memory is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if [m].I=0 Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C Operation Skip if [m].I=0 Move the ROM code (current page) to TBLH and data memory $TC2$ $TC1$ TO PD OV Z AC C The low byte of ROM code (current page) addressed by the table pointer (TBLP) is move to the specified data memory and the high byte transferred to TBLH directly. $Operation$ $[m] \leftarrow ROM$ code (low byte) $TBLH \leftarrow ROM$ code (low byte) $TBLH \leftarrow ROM$ code (low byte) $TEL \leftarrow ROM$ code (low by		TC2 TC1 TO PD OV Z AC C							
Description The contents of the specified data memory are copied to the accumulator. If the contents i 0, the following instruction, fetched during the current instruction execution, is discarde and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if $[m]=0$ Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C SZ [m].i Skip if bit i of the data memory is 0 If bit i of the specified data memory is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if [m].I=0 Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C Operation Skip if [m].I=0 Move the ROM code (current page) to TBLH and data memory $TC2$ $TC1$ TO PD OV Z AC C The low byte of ROM code (current page) addressed by the table pointer (TBLP) is move to the specified data memory and the high byte transferred to TBLH directly. $Operation$ $[m] \leftarrow ROM$ code (low byte) $TBLH \leftarrow ROM$ code (low byte) $TBLH \leftarrow ROM$ code (low byte) $TEL \leftarrow ROM$ code (low by									
Description The contents of the specified data memory are copied to the accumulator. If the contents i 0, the following instruction, fetched during the current instruction execution, is discarde and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if $[m]=0$ Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C SZ [m].i Skip if bit i of the data memory is 0 If bit i of the specified data memory is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if [m].I=0 Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C Operation Skip if [m].I=0 Move the ROM code (current page) to TBLH and data memory $TC2$ $TC1$ TO PD OV Z AC C The low byte of ROM code (current page) addressed by the table pointer (TBLP) is move to the specified data memory and the high byte transferred to TBLH directly. $Operation$ $[m] \leftarrow ROM$ code (low byte) $TBLH \leftarrow ROM$ code (low byte) $TBLH \leftarrow ROM$ code (low byte) $TEL \leftarrow ROM$ code (low by	SZA [m]	Move data memory to ACC, skip if 0							
and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceer with the next instruction (1 cycle). Operation Skip if [m]=0 Affected flag(s) $\overline{\underline{TC2} \ TC1 \ TO \ PD \ OV \ Z \ AC \ C}$ SZ [m].i Skip if bit i of the data memory is 0 Description If bit i of the specified data memory is 0, the following instruction, fetched during the currer instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if [m]=0 Affected flag(s) $\overline{TC2} \ TC1 \ TO \ PD \ OV \ Z \ AC \ C$ $\overline{\Box} = $		The contents of the specified data memory are copied to the accumulator. If the contents is							
Affected flag(s)		0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed							
TC2 TC1 TO PD OV Z AC C - - - - - - - - - SZ [m].i Skip if bit i of the data memory is 0 If bit i of the specified data memory is 0, the following instruction, fetched during the currer instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if [m].i=0 Affected flag(s) TC2 TC1 TO PD OV Z AC C - </td <td>Operation</td> <td>Skip if [m]=0</td>	Operation	Skip if [m]=0							
Stip if bit i of the data memory is 0 Description If bit i of the specified data memory is 0, the following instruction, fetched during the currer instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if [m].i=0 Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} TABRDC [m] Move the ROM code (current page) to TBLH and data memory Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is move to the specified data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} TABRDL [m] Move the ROM code (last page) to TBLH and data memory $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} \overline{C} \overline{C} \overline{C} <td< td=""><td>Affected flag(s)</td><td></td></td<>	Affected flag(s)								
Description If bit i of the specified data memory is 0, the following instruction, fetched during the currer instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if [m].i=0 Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C TABRDC [m] Move the ROM code (current page) to TBLH and data memory Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is move to the specified data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $Description [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (last page) to TBLH and data memory Description [m] \leftarrow ROM code (last page) to TBLH and data memory Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow POM code (low byte) TBLH \leftarrow POM code (low byte) TBLH \leftarrow P$		TC2 TC1 TO PD OV Z AC C							
Description If bit i of the specified data memory is 0, the following instruction, fetched during the currer instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if [m].i=0 Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C TABRDC [m] Move the ROM code (current page) to TBLH and data memory Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is move to the specified data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $Description [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (last page) to TBLH and data memory Description [m] \leftarrow ROM code (last page) to TBLH and data memory Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow POM code (low byte) TBLH \leftarrow POM code (low byte) TBLH \leftarrow P$									
Description If bit i of the specified data memory is 0, the following instruction, fetched during the currer instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle). Operation Skip if [m].i=0 Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C TABRDC [m] Move the ROM code (current page) to TBLH and data memory Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is move to the specified data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $Description [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (last page) to TBLH and data memory Description [m] \leftarrow ROM code (last page) to TBLH and data memory Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow POM code (low byte) TBLH \leftarrow POM code (low byte) TBLH \leftarrow P$	SZ [m].i	Skip if bit i of the data memory is 0							
instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).OperationSkip if [m].i=0Affected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} \text{Z} \text{AC} \text{C} \\ \hline - & - & - & - & - & - & - & - & - & -$									
Operation Skip if [m].i=0 Affected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} \text{Z} \text{AC} \text{C}}{\square \square \square \square \square \square \square \square \square \square $	2000.10.00	instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc							
Affected flag(s) $\overline{TC2 TC1 TO PD OV Z AC C}{ - - - - - - - - - - - - - $		tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).							
TC2TC1TOPDOVZACC $ -$ TABRDC [m]Move the ROM code (current page) to TBLH and data memoryDescriptionThe low byte of ROM code (current page) addressed by the table pointer (TBLP) is move to the specified data memory and the high byte transferred to TBLH directly.Operation[m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (high byte)Affected flag(s)TC2TC1TOPDOVZACCTABRDL [m]Move the ROM code (last page) to TBLH and data memory DescriptionThe low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to 	Operation	Skip if [m].i=0							
TABRDC [m] Move the ROM code (current page) to TBLH and data memory Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is move to the specified data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (low byte) TBLH \leftarrow ROM code (last page) to TBLH and data memory TABRDL [m] Move the ROM code (last page) to TBLH and data memory Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow POM code (low byte) TBLH \leftarrow POM code (low byte) Affected flag(s)	Affected flag(s)								
DescriptionThe low byte of ROM code (current page) addressed by the table pointer (TBLP) is move to the specified data memory and the high byte transferred to TBLH directly.Operation $[m] \leftarrow ROM$ code (low byte) TBLH \leftarrow ROM code (high byte)Affected flag(s) $\overline{TC2 \ TC1 \ TO \ PD \ OV \ Z \ AC \ C}$ $ $		TC2 TC1 TO PD OV Z AC C							
DescriptionThe low byte of ROM code (current page) addressed by the table pointer (TBLP) is move to the specified data memory and the high byte transferred to TBLH directly.Operation $[m] \leftarrow ROM$ code (low byte) TBLH \leftarrow ROM code (high byte)Affected flag(s) $\overline{TC2 \ TC1 \ TO \ PD \ OV \ Z \ AC \ C}$ $ $									
to the specified data memory and the high byte transferred to TBLH directly.Operation $[m] \leftarrow ROM code (low byte)$ TBLH $\leftarrow ROM code (high byte)$ Affected flag(s) $\overline{TC2 TC1 TO PD OV Z AC C}$ $- - - - - - - - - - $	TABRDC [m]	Move the ROM code (current page) to TBLH and data memory							
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ TABRDL [m] Move the ROM code (last page) to TBLH and data memory Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow POM code (high byte) Affected flag(s)	Description	The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved to the specified data memory and the high byte transferred to TBLH directly.							
TC2 TC1 TO PD OV Z AC C - - - - - - - - TABRDL [m] Move the ROM code (last page) to TBLH and data memory Move the ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] \leftarrow ROM code (low byte) TBLH \leftarrow POM code (high byte) Affected flag(s) - - -	Operation								
TABRDL [m] Move the ROM code (last page) to TBLH and data memory Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] ← ROM code (low byte) TBLH ← POM code (high byte) Affected flag(s)	Affected flag(s)								
Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] ← ROM code (low byte) TBLH ← POM code (high byte) Affected flag(s)		TC2 TC1 TO PD OV Z AC C							
Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] ← ROM code (low byte) TBLH ← POM code (high byte) Affected flag(s)									
Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly. Operation [m] ← ROM code (low byte) TBLH ← POM code (high byte) Affected flag(s)	TABRDL [m]	Move the ROM code (last page) to TBLH and data memory							
Operation $[m] \leftarrow ROM \text{ code (low byte)}$ TBLH $\leftarrow POM \text{ code (high byte)}$ Affected flag(s)		The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to							
Affected flag(s)	Operation	[m] ← ROM code (low byte)							
	Affected flag(s)								
		TC2 TC1 TO PD OV Z AC C							




XOR A,[m]	Logical XOR accumulator with data memory							
Description	Data in the accumulator and the indicated data memory perform a bitwise logical Ex sive_OR operation and the result is stored in the accumulator.							
Operation	ACC ←	- ACC "	XOR" [r	n]				
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_		_	_	\checkmark		_
XORM A,[m]	Logica	XOR da	ata men	nory wit	h the ac	cumula	ator	
Description		the ind R opera			•			•
Operation	[m] ← .	ACC "X	OR" [m]					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_		_	_	\checkmark	_	
XOR A,x	Logica	XOR in	nmediat	e data t	to the ac	cumula	ator	
Description		the acc . The re			•		•	
Operation	ACC ← ACC "XOR" x							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_	—	_		\checkmark	_	_



Package Information

20-pin SOP (300mil) outline dimensions



Ē

Ė




Symbol		Dimensions in mil								
Symbol	Min.	Nom.	Max.							
A	394	—	419							
В	290	_	300							
С	14	_	20							
C′	490		510							
D	92		104							
E	_	50	_							
F	4		_							
G	32		38							
н	4	_	12							
α	0°		10°							



HT48CA6

24-pin SOP (300mil) outline dimensions






Symbol	Dimensions in mil								
Symbol	Min.	Nom.	Max.						
А	394	—	419						
В	290	_	300						
С	14	_	20						
C′	590		614						
D	92	_	104						
E	_	50	_						
F	4		_						
G	32		38						
Н	4		12						
α	0°		10°						



Product Tape and Reel Specifications

Reel dimensions



SOP 20W


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2

SOP 24W

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
с	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



Carrier tape dimensions



SOP 20W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0+0.3 0.1
P	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.8±0.1
B0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3

SOP 24W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.55+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
B0	Cavity Width	15.9±0.1
K0	Cavity Depth	3.1±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	21.3



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office) 43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2003 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.