

# 74LVC3GU04

## Triple inverter

Rev. 03 — 01 February 2005

Product data sheet

## 1. General description

The 74LVC3GU04 is a high-performance, low-power, low-voltage, Si-gate CMOS device superior to most advanced CMOS compatible TTL families.

Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in a mixed 3.3 V and 5 V environment.

The 74LVC3GU04 provides three inverters. Each inverter is a single stage with unbuffered output.

## 2. Features

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant input/output for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
  - ◆ JESD8-7 (1.65 V to 1.95 V)
  - ◆ JESD8-5 (2.3 V to 2.7 V)
  - ◆ JESD8-B/JESD36 (2.7 V to 3.6 V).
- ESD protection:
  - ◆ HBM EIA/JESD22-A114-B exceeds 2000 V
  - ◆ MM EIA/JESD22-A115-A exceeds 200 V.
- $\pm 24$  mA output drive at  $V_{CC} = 3.0$  V
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Multiple package options
- Specified from  $-40$  °C to  $+85$  °C and from  $-40$  °C to  $+125$  °C.

**PHILIPS**



### 3. Quick reference data

**Table 1: Quick reference data***GND = 0 V; T<sub>amb</sub> = 25 °C.*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
t <sub>PHL</sub> , t <sub>PLH</sub>	propagation delay inputs nA to outputs nY	C <sub>L</sub> = 30 pF; R <sub>L</sub> = 1 kΩ; V <sub>CC</sub> = 1.8 V	-	2.3	-	ns	
		C <sub>L</sub> = 30 pF; R <sub>L</sub> = 500 Ω; V <sub>CC</sub> = 2.5 V	-	1.8	-	ns	
		C <sub>L</sub> = 50 pF; R <sub>L</sub> = 500 Ω; V <sub>CC</sub> = 2.7 V	-	2.6	-	ns	
		C <sub>L</sub> = 50 pF; R <sub>L</sub> = 500 Ω; V <sub>CC</sub> = 3.3 V	-	2.3	-	ns	
		C <sub>L</sub> = 50 pF; R <sub>L</sub> = 500 Ω; V <sub>CC</sub> = 5.0 V	-	1.7	-	ns	
C <sub>I</sub>	input capacitance		-	5	-	pF	
C <sub>PD</sub>	power dissipation capacitance per gate	V <sub>CC</sub> = 3.3 V	[1][2]	-	7	-	pF

[1] C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz;f<sub>o</sub> = output frequency in MHz;C<sub>L</sub> = output load capacitance in pF;V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.[2] The condition is V<sub>I</sub> = GND to V<sub>CC</sub>.

### 4. Ordering information

**Table 2: Ordering information**

Type number	Package			Version
	Temperature range	Name	Description	
74LVC3GU04DP	-40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2
74LVC3GU04DC	-40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1
74LVC3GU04GT	-40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body 1 × 1.95 × 0.5 mm	SOT833-1

### 5. Marking

**Table 3: Marking codes**

Type number	Marking code
74LVC3GU04DP	VU04
74LVC3GU04DC	VU4
74LVC3GU04GT	VU4

## 6. Functional diagram




Fig 1. Logic symbol

Fig 2. IEC logic symbol




Fig 3. Logic diagram (one gate)

## 7. Pinning information

### 7.1 Pinning




Fig 4. Pin configuration TSSOP8 and VSSOP8

Fig 5. Pin configuration XSON8

## 7.2 Pin description

**Table 4:** Pin description

Symbol	Pin	Description
1A	1	data input
3Y	2	data output
2A	3	data input
GND	4	ground (0 V)
2Y	5	data output
3A	6	data input
1Y	7	data output
V <sub>CC</sub>	8	supply voltage

## 8. Functional description

### 8.1 Function table

**Table 5:** Function table [1]

Input nA	Output nY
L	H
H	L

[1] H = HIGH voltage level;  
L = LOW voltage level.

## 9. Limiting values

**Table 6:** Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit	
V <sub>CC</sub>	supply voltage		-0.5	+6.5	V	
V <sub>I</sub>	input voltage		[1]	-0.5	+6.5	V
V <sub>O</sub>	output voltage	active mode	[1]	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	input diode current	V <sub>I</sub> < 0 V	-	-50	mA	
I <sub>OK</sub>	output diode current	V <sub>O</sub> > V <sub>CC</sub> or V <sub>O</sub> < 0 V	-	±50	mA	
I <sub>O</sub>	output source or sink current	V <sub>O</sub> = 0 V to V <sub>CC</sub>	-	±50	mA	
I <sub>CC</sub> , I <sub>GND</sub>	V <sub>CC</sub> or GND current		-	±100	mA	
T <sub>stg</sub>	storage temperature		-65	+150	°C	
P <sub>tot</sub>	power dissipation	T <sub>amb</sub> = -40 °C to +125 °C	-	300	mW	

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



## 10. Recommended operating conditions

**Table 7: Recommended operating conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{CC}$	supply voltage		1.65	-	5.5	V
$V_I$	input voltage		0	-	5.5	V
$V_O$	output voltage	active mode	0	-	$V_{CC}$	V
		Power-down mode; $V_{CC} = 0$ V	0	-	5.5	V
$T_{amb}$	ambient temperature		-40	-	+125	°C
$t_r, t_f$	input rise and fall times	$V_{CC} = 1.65$ V to 2.7 V	0	-	20	ns/V
		$V_{CC} = 2.7$ V to 5.5 V	0	-	10	ns/V

## 11. Static characteristics

**Table 8: Static characteristics**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b><math>T_{amb} = -40</math> °C to +85 °C [1]</b>						
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 1.65$ V to 5.5 V	$0.75 \times V_{CC}$	-	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 1.65$ V to 5.5 V	-	-	$0.25 \times V_{CC}$	V
$V_{OH}$	HIGH-level output voltage  $V_I = V_{IH}$ or $V_{IL}$	$I_O = -100$ µA; $V_{CC} = 1.65$ V to 5.5 V	$V_{CC} - 0.1$	-	-	V
		$I_O = -4$ mA; $V_{CC} = 1.65$ V	1.2	-	-	V
		$I_O = -8$ mA; $V_{CC} = 2.3$ V	1.9	-	-	V
		$I_O = -12$ mA; $V_{CC} = 2.7$ V	2.2	-	-	V
		$I_O = -24$ mA; $V_{CC} = 3.0$ V	2.3	-	-	V
		$I_O = -32$ mA; $V_{CC} = 4.5$ V	3.8	-	-	V
		$I_O = 100$ µA; $V_{CC} = 1.65$ V to 5.5 V	-	-	0.1	V
$V_{OL}$	LOW-level output voltage  $V_I = V_{IL}$	$I_O = 4$ mA; $V_{CC} = 1.65$ V	-	-	0.45	V
		$I_O = 8$ mA; $V_{CC} = 2.3$ V	-	-	0.3	V
		$I_O = 12$ mA; $V_{CC} = 2.7$ V	-	-	0.4	V
		$I_O = 24$ mA; $V_{CC} = 3.0$ V	-	-	0.55	V
		$I_O = 32$ mA; $V_{CC} = 4.5$ V	-	-	0.55	V
		$V_I = 5.5$ V or GND; $V_{CC} = 5.5$ V	-	$\pm 0.1$	$\pm 5$	µA
		$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	0.1	10	µA
$C_I$	input capacitance		-	5	-	pF

**Table 8: Static characteristics ...continued**

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>T<sub>amb</sub> = -40 °C to +125 °C</b>						
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 1.65 V to 5.5 V	0.8 × V <sub>CC</sub>	-	-	V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 1.65 V to 5.5 V	-	-	0.2 × V <sub>CC</sub>	V
V <sub>OH</sub>	HIGH-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = -100 µA; V <sub>CC</sub> = 1.65 V to 5.5 V	V <sub>CC</sub> - 0.1	-	-	V
		I <sub>O</sub> = -4 mA; V <sub>CC</sub> = 1.65 V	0.95	-	-	V
		I <sub>O</sub> = -8 mA; V <sub>CC</sub> = 2.3 V	1.7	-	-	V
		I <sub>O</sub> = -12 mA; V <sub>CC</sub> = 2.7 V	1.9	-	-	V
		I <sub>O</sub> = -24 mA; V <sub>CC</sub> = 3.0 V	2.0	-	-	V
		I <sub>O</sub> = -32 mA; V <sub>CC</sub> = 4.5 V	3.4	-	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub>				
		I <sub>O</sub> = 100 µA; V <sub>CC</sub> = 1.65 V to 5.5 V	-	-	0.1	V
		I <sub>O</sub> = 4 mA; V <sub>CC</sub> = 1.65 V	-	-	0.70	V
		I <sub>O</sub> = 8 mA; V <sub>CC</sub> = 2.3 V	-	-	0.45	V
		I <sub>O</sub> = 12 mA; V <sub>CC</sub> = 2.7 V	-	-	0.60	V
		I <sub>O</sub> = 24 mA; V <sub>CC</sub> = 3.0 V	-	-	0.80	V
		I <sub>O</sub> = 32 mA; V <sub>CC</sub> = 4.5 V	-	-	0.80	V
I <sub>LI</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 5.5 V	-	-	±20	µA
I <sub>CC</sub>	quiescent supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 5.5 V	-	-	40	µA

[1] All typical values are measured at T<sub>amb</sub> = 25 °C.

## 12. Dynamic characteristics

**Table 9: Dynamic characteristics**GND = 0 V; for test circuit see [Figure 7](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>T<sub>amb</sub> = -40 °C to +85 °C [1]</b>						
t <sub>PHL</sub> , t <sub>PLH</sub>	propagation delay nA to nY	see <a href="#">Figure 6</a>				
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.5	2.3	5.0	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.3	1.8	4.0	ns
		V <sub>CC</sub> = 2.7 V	0.3	2.6	4.5	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.3	2.3	3.7	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.3	1.7	3.0	ns
C <sub>PD</sub>	power dissipation capacitance per gate	V <sub>CC</sub> = 3.3 V	[2][3]	-	7	pF

**Table 9: Dynamic characteristics ...continued**  
*GND = 0 V; for test circuit see [Figure 7](#).*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>T<sub>amb</sub> = -40 °C to +125 °C</b>						
t <sub>PHL</sub> , t <sub>PLH</sub>	propagation delay nA to nY	see <a href="#">Figure 6</a>				
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.5	-	6.3	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.3	-	4.0	ns
		V <sub>CC</sub> = 2.7 V	0.3	-	5.6	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	0.3	-	4.5	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	0.3	-	3.8	ns

[1] All typical values are measured at nominal V<sub>CC</sub> and T<sub>amb</sub> = 25 °C.

[2] C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o)$$

f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;


V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

$\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.


[3] The condition is V<sub>I</sub> = GND to V<sub>CC</sub>.

## 13. Waveforms





**Table 10: Measurement points**

Supply voltage	Input	Output
<b>V<sub>CC</sub></b>	<b>V<sub>M</sub></b>	<b>V<sub>M</sub></b>
1.65 V to 1.95 V	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>
2.3 V to 2.7 V	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	0.5 × V <sub>CC</sub>	0.5 × V <sub>CC</sub>

**Table 11: Test data**

Supply voltage	Input		Load		$V_{EXT}$
$V_{CC}$	$V_I$	$t_r, t_f$	$C_L$	$R_L$	$t_{PLH}, t_{PHL}$
1.65 V to 1.95 V	$V_{CC}$	$\leq 2.0$ ns	30 pF	1 k $\Omega$	open
2.3 V to 2.7 V	$V_{CC}$	$\leq 2.0$ ns	30 pF	500 $\Omega$	open
2.7 V	2.7 V	$\leq 2.5$ ns	50 pF	500 $\Omega$	open
3.0 V to 3.6 V	2.7 V	$\leq 2.5$ ns	50 pF	500 $\Omega$	open
4.5 V to 5.5 V	$V_{CC}$	$\leq 2.5$ ns	50 pF	500 $\Omega$	open

## 14. Additional characteristics




## 15. Application information

Some applications for the 74LVC3GU04 are:

- Linear amplifier (see [Figure 10](#))
- Crystal oscillator (see [Figure 11](#)).

**Remark:** All values given are typical values unless otherwise specified.



$Z_L > 10 \text{ k}\Omega$ .

$R1 \geq 3 \text{ k}\Omega$ .

$R2 \leq 1 \text{ M}\Omega$ .


Open loop amplification:  $A_{OL} = 20$ .

$$\text{Voltage amplification: } A_V = -\frac{A_{OL}}{1 + \frac{R1}{R2}(1 + A_{OL})}.$$

$V_{o(\text{p-p})} = V_{CC} - 1.5 \text{ V}$  centered at  $0.5 \times V_{CC}$ .

Unity gain bandwidth product is 5 MHz.

**Fig 10. Linear amplifier application**



$C1 = 47 \text{ pF}$ .

$C2 = 22 \text{ pF}$ .

$R1 = 1 \text{ M}\Omega$  to  $10 \text{ M}\Omega$ .

R2 optimum value depends on the frequency and required stability against changes in  $V_{CC}$  or average minimum  $I_{CC}$  ( $I_{CC} = 2 \text{ mA}$  at  $V_{CC} = 3.3 \text{ V}$  and  $f = 10 \text{ MHz}$ ).

**Fig 11. Crystal oscillator application**

## 16. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2





Fig 12. Package outline SOT505-2 (TSSOP8)

VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm

SOT765-1

**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z <sup>(1)</sup>	θ
mm	1	0.15 0.00	0.85 0.60	0.12	0.27 0.17	0.23 0.08	2.1 1.9	2.4 2.2	0.5	3.2 3.0	0.4	0.40 0.15	0.21 0.19	0.2	0.13	0.1	0.4 0.1	8° 0°

**Notes**

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT765-1		MO-187			02-06-07

**Fig 13. Package outline SOT765-1 (VSSOP8)**

XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm

SOT833-1




Fig 14. Package outline SOT833-1 (XSON8)



## 17. Revision history

Table 12: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
74LVC3GU04_3	20050201	Product data sheet	-	9397 750 14546	74LVC3GU04_2
Modifications:		• Changed: type number 74LVC3GU04GT.			
74LVC3GU04_2	20041027	Product data sheet	-	9397 750 13795	74LVC3GU04_1
74LVC3GU04_1	20040512	Product data sheet	-	9397 750 13191	-

## 18. Data sheet status

Level	Data sheet status [1]	Product status [2][3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 19. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 20. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 21. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)



## 22. Contents

1	General description .....	1
2	Features .....	1
3	Quick reference data .....	2
4	Ordering information .....	2
5	Marking .....	2
6	Functional diagram .....	3
7	Pinning information .....	3
7.1	Pinning .....	3
7.2	Pin description .....	4
8	Functional description .....	4
8.1	Function table .....	4
9	Limiting values .....	4
10	Recommended operating conditions .....	5
11	Static characteristics .....	5
12	Dynamic characteristics .....	6
13	Waveforms .....	7
14	Additional characteristics .....	9
15	Application information .....	10
16	Package outline .....	11
17	Revision history .....	14
18	Data sheet status .....	15
19	Definitions .....	15
20	Disclaimers .....	15
21	Contact information .....	15

© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 01 February 2005  
Document number: 9397 750 14546



Published in The Netherlands