

PROGRAMMABLE 27-BIT PARALLEL-TO-SERIAL RECEIVER

FEATURES

- Serial Interface Technology
- Compatible with FlatLink™3G such as SN65LVDS301
- Supports Video Interfaces up to 24-bit RGB
 Data and 3 Control Bits Received over 1, 2 or
 3 SubLVDS Differential Lines
- SubLVDS Differential Voltage Levels
- Up to 1.755 Gbps Data Throughput
- Three Operating Modes to Conserve Power
 - Active mode QVGA 17mW
 - Typical Shutdown 0.7 μ W
 - Typical Standby Mode 27 μW Typical
- Bus-Swap Function for PCB-Layout Flexibility
- ESD Rating > 4 kV (HBM)
- Pixel Clock Range of 4 MHz–65 MHz
- Failsafe on all CMOS Inputs
- Packaged in 5 mm x 5 mm MicroStar Junior μBGA[®] with 0,5 mm Ball Pitch
- Very low EMI meets SAE J1752/3 'Kh'-spec

APPLICATIONS

- Small Low-Emission Interface between Graphics Controller and LCD Display
- Mobile Phones & Smart Phones
- Portable Multimedia Players


DESCRIPTION

The SN65LVDS302 receiver de-serializes FlatLink™3G compliant serial input data to 27 parallel data outputs. The SN65LVDS302 receiver contains one shift register to load 30 bits from 1, 2 or 3 serial inputs and latches the 24 pixel bits and 3 control bits out to the parallel CMOS outputs after checking the parity bit. If the parity check confirms correct parity, the Channel Parity Error (CPE) output remains low. If a parity error is detected, the CPE output generates a high pulse while the data output bus disregards the new receive pixel. Instead, the last data word is held on the output bus for another clock cycle.

The serial data and clock are received via Sub Low-Voltage Differential Signalling (SubLVDS) lines. The SN65LVDS302 supports three operating power modes (Shutdown, Standby and Active) to conserve power.

When receiving, the PLL locks to the incoming clock CLK and generates an internal high-speed clock at the line rate of the data lines. The data is serially loaded into a shift register using the internal high-speed clock. The deserialized data is presented on the parallel output bus with a recreation of the Pixel clock PCLK generated from the internal high-speed clock. If no input CLK signal is present, the output bus is held static with the PCLK and DE held low, while all other parallel outputs are pulled high.

The parallel (CMOS) output bus offers a bus-swap feature. The SWAP control pin controls the output pin order of the output pixel data to be either R[7:0]. G[7:0], B[7:0], VS, HS, DE or B[0:7]. G[0:7], R[0:7], VS, HS, DE. This gives a PCB designer the flexibility to better match the bus to the LCD driver pinout or to put the receiver device on the top side or the bottom side of the PCB. The F/S control input selects between a slow CMOS bus output rise time for best EMI and power consumption and a fast CMOS output for increased speed or higher load designs.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a trademark of Texas Instruments. μBGA is a registered trademark of Tessera, Inc.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

Two Link Select lines LS0 and LS1 select whether 1, 2 or 3 serial links are used. The RXEN input may be used to put the SN65LVDS302 in a Shutdown mode. The SN65LVDS302 enters an active Standby mode if the common mode voltage of the CLK input becomes shifted to VDDLVDS (e.g., transmitter releases CLK output into high-impedance). This minimizes power consumption without the need of switching an external control pin. The SN65LVDS302 is characterized for operation over ambient air temperatures of -40° C to 85°C. All CMOS and SubLVDS signals are 2-V tolerant with VDD=0 V. This feature allows signal powerup before V_{CC} is stabilized.

FUNCTIONAL BLOCK DIAGRAM







PINOUT - TOP VIEW

	PINOUT - TOP VIEW									
_	1	2	3	4	5	6	7	8	9	
Α	GND	R 6/B 1	R4/B3	R 2/B 5	O R 0 / B 7	G 6/G 1	G4/G3	G 2/G 5	GND	
В	R7/B0	R 5/B 2	O R3/B4	O R 1/B 6	O G7/G0	G 5/G 2	G 3/G 4	G 1/G 6	O G0/G7	
С	O LS 0	VDD		VDD	GND	VDD	GND	B 7/R 0	O B 6/R 1	
D	D 2+	O LS 1	GND	GND	GND	GND	VDD	B 5 /R 2	O B 4 /R 3	
Е	D 2-	$\bigcup_{GND_{PLLD}}$	GND	GND	GND	GND	VDD	B 3/R 4	O B 2/R 5	
F	D 1+	O V _{DDPLLD}	GND	GND	GND	GND	VDD	B 1/R 6	O B 0/R 7	
G	D 1-	$\bigcup_{GND_{LVDS}}$	GND	GND	GND	GND	VDD	F/S	PCLK	
Н	CPOL	O V _{DDLVDS}	O V _{DDPLLA}	$\bigcirc_{\text{GND}_{\text{PLLA}}}$	V _{DDLVDS}	$\bigcup_{GND_{LVDS}}$	GND	O vs	O нs	
J	GND _{LVD}	S SWAP	CLK +	CLK -	D0+	D 0-	RXEN	O DE	O CPE	

RGB Output pin assignment based on SWAP pin setting: SWAP = 0 / SWAP = 1



PINOUT - TOP VIEW (continued)

SWAP PIN FUNCTIONALITY

The SWAP pin allows the pcb designer to reverse the RGB bus, thus minimize potential signal crossovers due to signal routing. The two drawings beneath show the RGB signal pin assignment based on the SWAP-pin setting.




Figure 1. Pinout With SWAP PIN = GND

Figure 2. Pinout With SWAP PIN = VDD



PINOUT - TOP VIEW (continued)

Table 1. Pin Description

PIN	SWAP	SIGNAL	PIN	SWAP .	SIGNAL	PIN	SWAP	SIGNAL
A1	-	GND	C1	_	LS0	F1	_	D1+
4.0	L	R6	C2	_	V_{DD}	F2	_	V _{DDPLLD}
A2	Н	B1	C3	unpopulated		F3	_	GND
4.0	L	R4	C4	-	V_{DD}	F4	_	GND
A3	Н	В3	C5	_	GND	F5	_	GND
	L	R2	C6	- V _{DD}		F6	_	GND
A4	Н	B5	C7	_	GND	F7	_	V_{DD}
	L	R0	00	L	B7	F0	L	B1
A5	Н	В7	C8	Н	R0	F8	Н	R6
4.0	L	G6	00	L	В6	F0	L	В0
A6	Н	G1	C9	Н	R1	F9	Н	R7
	L	G4	D1	-	D2+	G1	_	D1-
A7	Н	G3	D2	-	LS1	G2	_	GND _{LVDS}
	L	G2	D3	-	GND	G3	_	GND
A8	Н	G5	D4	-	GND	G4	_	GND
A9	-	GND	D5	-	GND	G5	_	GND
	L	R7	D6	-	GND	G6	_	GND
B1	Н	В0	D7	-	V_{DD}	G7	_	V_{DD}
	L	R5		L	B5	G8	_	F/S
B2	Н	B2	D8	Н	R2	G9	_	PCLK
	L	R3		L	B4	H1	_	CPOL
В3	Н	B4	D9	Н	R3	H2	_	V _{DDLVDS}
	L	R1	E1	-	D2-	НЗ	_	V _{DDPLLA}
B4	Н	В6	E2	-	GND _{PLLD}	H4	_	GND _{PLLA}
5-	L	G7	E3	_	GND	H5	_	V _{DDLVDS}
B5	Н	G0	E4	-	GND	H6	_	GND _{LVDS}
	L	G5	E5	-	GND	H7	_	GND
B6	Н	G2	E6	_	GND	H8	_	VS
D-7	L	G3	E7	_	V_{DD}	H9	_	HS
В7	Н	G4	F.	L	B3	J1	_	GND _{LVDS}
D 0	L	G1	E8	Н	R4	J2	_	SWAP
B8	Н	G6	F -	L	B2	J3	_	CLK+
D.C.	L	G0	E9	Н	R5	J4	_	CLK-
В9	Н	G7		1		J5	_	D0+
						J6	_	D0-
						J7	_	RXEN
						J8	_	DE
						J9	_	CPE



TERMINAL FUNCTIONS

NAME	I/O	DESCRIPTION
D0+, D0-		SubLVDS Data Link (active during normal operation)
D1+, D1-	SubLVDS in	SubLVDS Data Link (active during normal operation when LS0 = high and LS1 = low, or LS0 = low and LS1=high; high impedance if LS0 = LS1 = low); input can be left open if unused
D2+, D2-	SubLVD3 III	SubLVDS Data Link (active during normal operation when LS0 = low and LS1 = high, high-impedance when LS1 = low); input can be left open if unused
CLK+, CLK-		SubLVDS Input Pixel Clock; Polarity is fixed.
R0-R7		Red Pixel Data (8); pin assignment depends on SWAP pin setting
G0-G7		Green Pixel Data (8); pin assignment depends on SWAP pin setting
B0-B7	CMOS OUT	Blue Pixel Data (8); pin assignment depends on SWAP pin setting
HS		Horizontal Sync
VS		Vertical Sync
DE		Data Enable
PCLK		Output Pixel Clock; rising or falling clock polarity is selected by control input CPOL
LS0, LS1		Link Select (Determines active SubLVDS Data Links and PLL Range) See Table 2
		Disables the CMOS Drivers and Turns Off the PLL, putting device in shutdown mode
		1 – Reciver enabled 0 – Receiver disabled (Shutdown)
RXEN		Note: RXEN input incorporates glitch suppression logic to avoid unwanted switching. The input must be pulled low for longer than 10µs continuously to force the receiver to enter Shutdown. The input must be pulled high for at least 10µs continuously to activate the receiver. An input pulse shorter than 5us will be interpreted as glitch and becomes ignored. At power up, the receiver is enabled immediately if RXEN=H and disabled if RXEN=L
	CMOS In	Output Clock Polarity Selection
CPOL		0 – rising edge clocking 1 – falling edge clocking
CMAD		Bus Swap swaps the bus pins to allow device placement on top or bottom of pcb. See pinout drawing for pin assignments.
SWAP		0 – data output from R7B0 1 – data output from B0R7
		CMOS bus rise time select
F/S		1 – fast output rise time 0 – slow output rise time
CPE	CMOS Out	Channel Parity Error This output indicates the detection of a parity error by generating an output high-pulse for half of a PCLK clock cycle; This allows counting parity errors with a simple counter.
		0 – no error high-pulse – bit error detected
V_{DD}		Supply Voltage
GND		Supply Ground
V _{DDLVDS}		SubLVDS I/O supply Voltage
GND _{LVDS}	Power Supply	SubLVDS Ground
V_{DDPLLA}	1 Ower Supply	PLL analog supply Voltage
GND _{PLLA}		PLL analog GND
V_{DDPLLD}		PLL digital supply Voltage
GND _{PLLD}		PLL digital GND



FUNCTIONAL DESCRIPTION

Deserialization Modes

The SN65LVDS302 receiver has three modes of operation controlled by link-select pins LS0 and LS1. Table 2 shows the deserializer modes of operation.

LS1	LS0		Mode of Operation	Data Links Status						
0	0	1ChM	1-channel mode (30-bit serialization rate)	D0 active; D1, D2 disabled						
0	1	2ChM	2-channel mode (15-bit serialization rate)	D0, D1 active; D2 disabled						
1	0	3ChM	3-channel mode (10-bit serialization rate)	D0, D1, D2 active						
1	1		Reserved	Reserved						

Table 2. Logic Table: Link Select Operating Modes

1-Channel Mode

While LS0, LS1 are held low the SN65LVDS302 will receive payload data over a single SubLVDS data pair, D0. The PLL will lock to the SubLVDS clock input and internally multiply the clock by a factor of 30. The internal high speed clock will be used to shift in the data payload on D0 and deserialize 30 bits of data. Figure 3 illustrates the timing and the mapping of the data payload into the 30-bit frame. The internal high speed clock is divided back down by a factor of 30 to recreate the pixel clock and the data payload with pixel clock is presented on the output bus. The reserved bits and parity bit are not output. While in this mode the PLL can lock to a clock that is in the range of 4MHz through 15MHz. This mode is intended for smaller video display formats that do not need to utilize the full bandwidth capabilities of the SN65LVDS302.



Figure 3. Data and Clock Input in 1-ChM (LS0 and LS1 = low)

2-Channel Mode

While LS0 is held high and LS1 is held low the SN65LVDS302 will receive payload data over two SubLVDS data pairs, D0 and D1. The PLL will lock to the SubLVDS clock input and internally multiply the clock by a factor of 15. The internal high speed clock will be used to shift in the data payload on D0 and D1, and will deserialize 15 bits of data from each pair. Figure 4 illustrates the timing and the mapping of the data payload into the 30-bit frame. The internal high speed clock is divided back down by a factor of 10 to recreate the pixel clock and the data payload with pixel clock is presented on the output bus. The reserved bits and parity bit are not output. While in this mode the PLL can lock to a clock that is in the range of 8 MHz through 30 MHz.




Figure 4. Data and Clock Output in 3-ChM (LS0 = high; LS1 = low)



3-Channel Mode

While LS0 is held low and LS1 is held high the SN65LVDS302 will receive payload data over three SubLVDS data pairs: D0, D1 and D2. The PLL will lock to the SubLVDS clock input and internally multiply the clock by a factor of 10. The internal high speed clock will be used to shift in the data payload on D0, D1 and D2 and will deserialize 10 bits of data from each pair. Figure 5 illustrates the timing and the mapping of the data payload into the 30-bit frame. While in this mode the PLL can lock to a clock that is in the range of 20MHz through 65 MHz.




Figure 5. Data and Clock Output in 3-ChM (LS0 = low; LS1 = high)

POWERDOWN MODES

The SN65LVDS302 Receiver has two powerdown modes to facilitate efficient power management.

SHUTDOWN MODE

A low input signal on RXEN pin puts the SN65LVDS302 into Shutdown mode. This turns off most of the receiver circuitry including the SubLVDS receivers, PLL, and deserializers. The subLVDS differential-input resistance remains $100-\Omega$ while any input signal becomes ignored. All outputs will hold a static output pattern:

R[0:7]=G[0:7]=B[0:7]=VS=HS=high; DE=PCLK=low.

The current draw in Shutdown mode will be nearly zero if the subLVDS inputs are left open or pulled high.

STANDBY MODE

The SN65LVDS302 will enter the Standby mode when the SN65LVDS302 is not in Shutdown mode but the SubLVDS clock-input common-mode voltage is above $0.9 \times V_{DDLVDS}$. The CLK input incorporates a pull-up circuit to shift the SubLVDS clock-input common-mode voltage to V_{DDLVDS} in the absence of an input signal. All circuitry except the SubLVDS clock-input Standby monitor is shut down. The SN65LVDS302 will also enter Standby mode when the input clock frequency on the CLK input is less than 500 kHz. The SubLVDS input resistance remains 100 Ω while any input signal on the data inputs D0, D1, and D2 becomes ignored. All outputs will hold a static output pattern:

R[0:7]=G[0:7]=B[0:7]=VS=HS=high; DE=PCLK=low.

The current drawn in Standby mode will be very low.

ACTIVE MODES

A high input signal on RXEN combined with a CLK input signal switching faster than 3 MHz and V_{ICM} smaller than 1.3 V force the SN65LVDS302 into Active mode. Current consumption in active mode depends on operating frequency and the number of data transitions in the data payload. CLK-input frequencies between 3 MHz and 4 MHz activate the device but proper PLL functionality is not secured. It is not recommended to operate the SN65LVDS302 in active mode at CLK frequencies below 4MHz.

ACQUIRE MODE (PLL Approaches Lock)

When the SN65LVDS302 is enabled and a SubLVDS clock input present, the PLL will pursue lock to the input clock. While the PLL pursues lock the output data bus will hold a static output pattern:

R[0:7]=G[0:7]=B[0:7]=VS=HS=high; DE=PCLK=low.



For proper device operation, the pixel clock frequency must fall within the valid f_{PCLK} range specified under recommended operating conditions. If the pixel clock frequency is larger than 3 MHz but smaller than $f_{PCLK(min)}$, the SN65LVDS302 PLL is enabled. Under such conditions, it is possible for the PLL to lock temporarily to the pixel clock, causing the PLL monitor to release the device into active receive mode. If this happens, the PLL may or may not be properly locked to the pixel clock input, potentially causing data errors, frequency oscillation, and PLL deadlock (loss of VCO oscillation).


RECEIVE MODE

After the PLL achieves lock the device enters the normal receive mode. The output data bus presents the de-serialized data. The PCLK output pin outputs the recovered pixel clock.

PARITY ERROR DETECTION AND HANDLING

The SN65LVDS302 receiver performs error checking on the basis of a parity bit that is transmitted across the subLVDS interface from the transmitting device. Once the SN65LVDS302 detects the presence of the clock and the PLL has locked onto PCLK, then the parity is checked. Parity-error detection ensures detection of all single bit errors in one pixel and 50% of all multi-bit errors.

The parity bit covers the 27 bit data payload consisting of 24 bits of pixel data plus VS, HS and DE. Odd Parity bit signalling is used. The parity error is output on the output CPE pin. If the sum of the 27 data bits and the parity bit result in an odd number, the receive data are assumed to be valid. The CPE output will be held low. If the sum equals an even number, parity error is declared. The CPE output will indicate high for half a PCLK period. The CPE output will be set with the data bit transition and cleared after 1/2 the data bit time. This allows counting every detected parity error with a simple counter connected to CPE.



Also if there is a parity error detected then the data on that PCLK cycle is not output.Instead, the last valid data from a previous PCLK cycle is repeated on the output bus. This is to prevent any bit error that may occur on the LVDS link from causing perturbations in VS, HS or DE that may be visually disruptive to a display.

The reserved bits are not covered in the parity calculations.



STATUS DETECT AND OPERATING MODES FLOW DIAGRAM

The SN65LVDS302 switches between the power saving and active modes in the following way:




Table 3. Status Detect and Operating Modes Descriptions

		·
Mode	Characteristics	Conditions
Shutdown Mode	Least amount of power consumption (most circuitry turned off); All outputs held static: R[0:7]=G[0:7]=B[0:7]=VS=HS=high DE=PCLK=low;	RXEN is set low for longer than 10μs ⁽¹⁾⁽²⁾
Standby Mode	Low power consumption (Standby monitor circuit active; PLL is shutdown to conserve power); All outputs held static: R[0:7]=G[0:7]=B[0:7]=VS=HS=high DE=PCLK=low;	RXEN is high for longer than 10us and both CLK input common mode $V_{\rm ICM(CLK)}$ above $0.9 \times V_{\rm DDLVDS}$ or CLK input floating $^{(2)}$
Acquire Mode	PLL pursues lock; All outputs held static: R[0:7]=G[0:7]=B[0:7]=VS=HS=high DE=PCLK=low;	RXEN is high; CLK input monitor detected clock input common mode and woke up receiver out of Standby mode
Transmit Mode	Data transfer (normal operation); receiver deserializes data and provides data on parallel output	RXEN is high and PLL is locked to incoming clock

⁽¹⁾ In Shutdown Mode, all SN65LVDS302 internal switching circuits (e.g., PLL, serializer, etc.) are turned off to minimize power consumption. The input stage of any input pin remains active.

⁽²⁾ Leaving CMOS control inputs unconnected can cause random noise to toggle the input stage and potentially harm the device. All CMOS inputs must be tied to a valid logic level V_{IL} or V_{IH} during Shutdown or Standby Mode. An exception are the subLVDS inputs CLK and Dx, which can be left unconnected while not in use.



Table 4. Operating Mode Transitions

MODE TRANSITION	USE CASE	TRANSITION SPECIFICS
$Shutdown \to Standby$	Drive TXEN high to enable	1. RXEN high > 10 μs
	receiver	Receiver enters standby mode
		a. R[0:7]=G[0:7]=B[0:7]=VS=HS remain high and DE=PCLK low
		b. Receiver activates clock input monitor
$\textbf{Standby} \rightarrow \textbf{Acquire}$	Receiver activity detected	 CLK input monitor detects clock input activity;
		2. Outputs remain static;
		3. PLL circuit is enabled
$Acquire \to Receive$	Link is ready to receive	PLL is active and approaches lock
	data	2. PLL achieves lock within t _{wakeup}
		3. D1, D2, and/or D3 become active depending on LS0 and LS1 selection
		first Data word was recovered
		Parallel output bus turns on switching from static output pattern to output first valid data word
$\textbf{Receive} \rightarrow \textbf{Standby}$	Transmitter requested to	Receiver disables outputs within t _{sleep}
	enter Standby mode by input common mode	2. RX Input monitor detects $V_{ICM} > 0.9 \text{ VDD}_{LVDS}$ within t_{sleep}
	voltage V _{ICM} > 0.9 V _{DDLVDS} (e.g. transmitter output	 R[0:7]=G[0:7]=B[0:7]=VS=HS transition to high and DE=PCLK to low on next falling PLL clock edge
	clock stops or enters high-impedance state)	4. PLL shuts down. Clock activity input monitor remains active.
Receive/Standby →	Turn off Receiver	 RXEN pulled low for > t_{pwrdn}
Shutdown		2. Receiver switches all outputs into high-impedance state
		3. Most IC circuitry is shut down for least power consumption



ABSOLUTE MAXIMUM RATINGS(1)

		VALUE	UNIT	
Supply voltage range, V _{DD}	²⁾ , V _{DDPLLA} , V _{DDPLLD} , V _{DDLVDS}	-0.3 to 2.175	V	
3 3 1 1	When VDDx > 0 V	-0.5 to 2.175	V	
or output terminal		-0.5 to V _{DD} + 2.175	V	
	Human Body Model (3) (all Pins)	±4	kV	
Electrostatic discharge	Charged-Device Mode (4) (all Pins)	±1500	V	
	Machine Model (5) (all pins)	±200		
Continuous power dissipation	Continuous power dissipation		Table	
Ouput current, I _O ±5		±5	mA	

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the GND terminals.
- (3) In accordance with JEDEC Standard 22, Test Method A114-B.
 (4) In accordance with JEDEC Standard 22, Test Method C101.
 (5) In accordance with JEDEC Standard 22, Test Method A115-A

DISSIPATION RATINGS

PACKAGE	CIRCUIT BOARD MODEL	T _A < 25°C	DERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 85°C POWER RATING
ZQE	Low-K ⁽²⁾	592 mW	7.407 mW/°C	148 mW

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.
- In accordance with the Low-K thermal metric definitions of EIA/JESD51-2.

DEVICE POWER DISSIPATION

PARAMETER		TEST CONDITIONS			MAX	UNIT
_	Device Power Dissipation	V 4.9.V.T 25°C all outputs terminated with 10 pC	f _{CLK} at 4 MHz	16.8		2014/
		$V_{DDx} = 1.8 \text{ V}, T_A = 25^{\circ}\text{C}, \text{ all outputs terminated with 10 pF}$	f _{CLK} at 65 MHz	64.7		mW
P_D		V 4.05 V T 40°C all outputs terminated with 10 pC	f _{CLK} at 4 MHz		27.4	mW
		$V_{DDx} = 1.95 \text{ V}, T_A = -40^{\circ}\text{C}, \text{ all outputs terminated with 10 pF}$	f _{CLK} at 65 MHz		128.8	IIIVV



RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		MIN	TYP MAX	UNIT
Supply voltages		1.65	1.8 1.95	V
	Test set-up see Figure 7			
Supply voltage noise magnitude	$f_{CLK} \le 50MHz$; $f(noise) = 1Hz$ to 2 GHz		100	mV
50MHz (all supplies)	f _{CLK} > 50MHz; f(noise) = 1Hz to 1MHz		100	mv
	f _{CLK} > 50 MHz; f(noise) > 1MHz		40	
Operating free-air temperature		-40	85	°C
CLK-				
	1-Channel transmit mode, see Figure 3	4	15	
Innut Dival alask francisco	2-Channel transmit mode, see Figure 4	8	30	MHz
Input Pixel clock frequency	3-Channel transmit mode, see Figure 5	20	65	
	Standby mode ⁽²⁾ , See Figure 16		500	kHz
CLK Input Duty Cycle		35	65	%
D1+, D1-, D2+, D2-, CLK+, and CLK-		1		
Magnitude of differential input voltage	V _{D0+} -V _{D0-} , V _{D1+} -V _{D1-} , V _{D2+} -V _{D2-} , V _{CLK+} -V _{CLK} - during normal operation	70	200	mV
Input Voltage Common Mode Range	Receive or Acquire mode	0.6	1.2	V
	Stand-by mode	$0.9 \times V_{DDLVDS}$		
Input Voltage Common Mode Variation between all SubLVDS inputs	V _{ICM(n)} - V _{ICM(m)} with n=D0, D1, D2, or CLK and m=D0, D1, D2, or CLK	-100	100	mV
Differential Input Voltage Amplitude Variation between all SubLVDS inputs	$V_{\text{ID(n)}}$ – $V_{\text{ID(m)}}$ with n=D0, D1, D2, or CLK and m=D0, D1, D2, or CLK	-10	10	%
Input Rise and Fall Time	RXEN at VDD; see figure 6-2		800	ps
Input Rise or Fall Time mismatch between all SubLVDS inputs	$t_{R(n)}$ – $t_{R(m)}$ and $t_{F(n)}$ – $t_{F(m)}$ with n=D0, D1, D2, or CLK and m=D0, D1, D2, or CLK	-100	100	ps
CPOL, SWAP, RXEN, F/S				
High-level input voltage		0.7×V _{DD}	V_{DD}	V
Low-level input voltage		0	0.3×V _{DD}	V
RXEN input pulse duration		10		μs
:0], B[7:0], VS, HS, PCLK, CPE		•		
Output load capacitance			10	pF
	Supply voltage noise magnitude 50MHz (all supplies) Operating free-air temperature CLK- Input Pixel clock frequency CLK Input Duty Cycle D1+, D1-, D2+, D2-, CLK+, and CLK- Magnitude of differential input voltage Input Voltage Common Mode Range Input Voltage Common Mode Variation between all SubLVDS inputs Differential Input Voltage Amplitude Variation between all SubLVDS inputs Input Rise and Fall Time Input Rise or Fall Time mismatch between all SubLVDS inputs CPOL, SWAP, RXEN, F/S High-level input voltage Low-level input voltage RXEN input pulse duration :0], B[7:0], VS, HS, PCLK, CPE	Supply voltage noise magnitude 50MHz (all supplies) Test set-up see Figure 7 $f_{\text{CLK}} \leq 50\text{MHz}; \text{ f(noise)} = 1\text{Hz to 2 GHz}$ $f_{\text{CLK}} > 50\text{MHz}; \text{ f(noise)} = 1\text{Hz to 1 MHz}$ $f_{\text{CLK}} > 50\text{ MHz}; \text{ f(noise)} > 1\text{MHz}$ Operating free-air temperature CLK- Input Pixel clock frequency Input Pixel clock frequency	Supply voltages Test set-up see Figure 7 F _{CLK} ≤ 50MHz; f(noise) = 1Hz to 2 GHz f _{CLK} > 50MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 2 GHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 2 GHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 2 GHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 2 GHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 2 GHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 2 GHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 2 GHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 2 GHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 2 GHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 50 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 60 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 60 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 60 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 60 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 60 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 60 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 60 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 60 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 60 MHz; f(noise) = 1Hz to 1MHz f _{CLK} > 60 MHz; f(noi	Supply voltages

 ⁽¹⁾ Unused single-ended inputs must be held high or low to prevent them from floating.
 (2) PCLK input frequencies lower than 500 kHz force the SN65LVDS302 into standby mode. Input frequencies between 500 kHz and 3 MHz may or may not activate the SN65LVDS302. Input frequencies beyond 3 MHz activate the SN65LVDS302. Input frequencies between 500kHz and 4MHz are not recommended, and can cause PLL malfunction.



DEVICE ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN TYP(1)	MAX	UNIT
		Alternating 1010 Test pattern (see Table 9); All CMOS outputs	f _{PCLK} = 4 MHz	9.8	14.0	
		terminated with 10pF; F/S and RXEN at V _{DD} ; V _{IH} =V _{DD} , V _{IL} =0 V; V _{DD} =V _{DDPI A} =V _{DDPI D} =V _{DDI VDS} ;	f _{PCLK} = 6 MHz	11.7	15.9	mA
	1ChM	DO DOFEER DOFEED DOESDO	f _{PCLK} = 15 MHz	19.3	25.0	
	TCHIVI	Typical power test pattern (see Table 6); V _{ID} =70 mV, All CMOS	f _{PCLK} = 4 MHz	4.7		
		outputs terminated with 10pF; F/S at GND and RXEN at V _{DD} ; V _{IH} =V _{DD} , V _{II} =0 V; V _{DD} =V _{DDPLLA} =V _{DDPLLD} =V _{DDLVDS} ;	f _{PCLK} = 6 MHz	6.0		mA
		IL - , BB BBI EBI BBI EEB BBEVBBI	f _{PCLK} = 15 MHz	13.2	3 14.0 7 15.9 8 25.0 7 2 9 3 19.4 9 33.0 8 37.0 4 7 8 8 4 27.0 8 68.0	
		terminated with 10nF: F/S and RXEN at V: VV V0 V:	f _{PCLK} = 8 MHz	14.3	19.4	
			f _{PCLK} = 22 MHz	25.0	33.0	mA
	2ChM	55 25.12.1 35.12.5 352.1507	$f_{PCLK} = 30 \text{ MHz}$	26.8	37.0	
	2011101	Typical power test pattern (see Table 7); V _{ID} =70 mV, All CMOS	f _{PCLK} = 8 MHz	6.4		
I _{DD} RMS Supply Current		outputs terminated with 10pF; F/S at GND and RXEN at V _{DD} ; V _{IH} =V _{DD} , V _{IL} =0 V; V _{DD} =V _{DDPLLA} =V _{DDPLLD} =V _{DDLVDS} ;	f _{PCLK} = 22 MHz	13.7	8 14.0 7 15.9 3 25.0 7 0 2 2 3 19.4 0 33.0 8 37.0 4 7 3 1 27.0 8 68.0 6 2	mA
Curront			$f_{PCLK} = 30 \text{ MHz}$	18.3		
		Alternating 1010 Test pattern (see Table 9); All CMOS outputs	f _{PCLK} = 20 MHz	17.1	4.7 6.0 13.2 14.3 19.4 25.0 33.0 26.8 37.0 6.4 13.7 18.3 17.1 27.0 60.8 68.0 8.6 22.2	Δ
		terminated with 10pF; F/S and RXEN at V_{DD} ; $V_{IH}=V_{DD}$, $V_{IL}=0$ V; $V_{DD}=V_{DDPLLA}=V_{DDPLLD}=V_{DDLVDS}$;	f _{PCLK} = 65 MHz	60.8		mA
	3ChM	Typical power test pattern (see Table 8); V _{ID} =70 mV, All CMOS	f _{PCLK} = 20 MHz	8.6		
		outputs terminated with 10pF; F/S at GND and RXEN at V_{DD} ; V_{IH} = V_{DD} , V_{IL} =0 V; V_{DD} = V_{DDPLLA} = V_{DDPLLD} = V_{DDLVDS} ;	f _{PCLK} = 65 MHz	22.2		mA
		d D[0:2] inputs are left open; All control inputs held static high or low;	Standby mode; RXEN=V _{IH}	15	100	μΑ
	All CMC	S outputs terminated with 10pF; , V _{IL} =0V; V _{DD} =V _{DDPLLA} =V _{DDPLLD} =V _{DDLVDS}	Shutdown mode; RXEN=V _{IL}	0.4	10	μΑ

⁽¹⁾ All typical values are at 25°C and with 1.8 V supply unless otherwise noted.



INPUT ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
D0+, D	0-, D1+, D1-, D2+, D2-, CLK+, and CLK-					
V _{thstby}	Input voltage common mode threshold to switch between receive/acquire mode and standby mode	RXEN at V _{DD}	1.3		0.9×V _{DDLVDS}	V
V_{THL}	Low-level differential input voltage threshold	$V_{D0+} - V_{D0-}, V_{D1+} - V_{D1-}, V_{D2+} - V_{D2-}, V_{CLK+} - V_{CLK-}$	-40			mV
V_{THH}	High-level differential input voltage threshold				40	mV
I _{I+} , I _{I-}	Input leakage current	V_{DD} =1.95 V; $V_{I+} = V_{I-}$; $V_{I} = 0.4$ V and $V_{I} = 1.5$ V			75	μΑ
I _{IOFF}	Power-off input current	V_{DD} =GND; $V_I = 1.5V$			-75	μΑ
R _{ID}	Differential input termination resistor value		78	100	122	Ω
C _{IN}	Input capacitance	Measured between input terminal and GND		1		pF
ΔC_{IN}	Input capacitance variation	Within one signal pair Between all signals			0.2 1	pF
R _{BBDC}	Pull-up resistor for standby detection		21	30	39	kΩ
LSO, L	S1, CPOL, SWAP, RXEN, F/S					
V_{IK}	Input clamp voltage	I_{I} = -18mA, V_{DD} = V_{DD} (min)			-1.2	V
I _{ICMOS}	Input current ⁽²⁾	$0V \le V_{DD} \le 1.95V$; $V_I = GND$ or $V_I = 1.95V$			100	nA
C _{IN}	Input capacitance			2		pF
I _{IH}	High-level input current	$V_{IN} = 0.7 \times V_{DD}$	-200		200	nA
I _{IL}	Low-level input current	$V_{IN} = 0.3 \times V_{DD}$	-200		200	IIA
V _{IH}	High-level input voltage		0.7×V _{DD}		V_{DD}	V
V _{IL}	Low-level input voltage		0		0.3×V _{DD}	V

⁽¹⁾ All typical values are at 25°C and with 1.8 V supply unless otherwise noted.

OUTPUT ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
R[0:7], G[0:7], B[0:7], VS, HS, PCLK, CF	PE	,		
		1-ChM, F/S=L, I _{OH} =-250 μA			
V	Lligh lovel output ourrent	2-or 3-ChM, F/S=L, I_{OH} =–500 μA	0.0:4/	V	V
V _{OH}	High-level output current	1-ChM, F/S=H, I _{OH} =-500 μA	0.8×V _{DD}	V_{DD}	V
		2- or 3-ChM, F/S=H, I _{OH} =-2.0 mA			
		1-ChM, F/S=L, I _{OL} =250 μA			
V	Low lovel output ourrent	2- or 3-ChM, F/S=L, I _{OL} =500 μA	0	0.254/	V
V_{OL}	_ow-level output current	1-ChM, F/S=H, I _{OL} =500 μA	0	0.2×V _{DD}	V
		2- or 3-ChM, F/S=H, I _{OL} =2.0 mA			
I_{OH}	High-level output current	1-ChM, F/S=L	-250		
		2- or 3-ChM, F/S=L; 1-ChM, F/S=H	-500		
		2- or 3-ChM, F/S=H	-2000		
I_{OL}	Low-level output current	1-ChM, F/S=L		250	μΑ
		2- or 3-ChM, F/S=L; 1-ChM, F/S=H		500	
		2- or 3-ChM, F/S=H		2000	

⁽²⁾ Do not leave any CMOS Input unconnected or floating to minimize leakage currents. Every input must be connected to a valid logic level V_{IH} or V_{OL} while power is supplied to V_{DD}.



SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
D0+, D0-	, D1+, D1-, D2+, D2-, CLK+, and	CLK-					
t _{R/F}	Input rise and fall time	RXEN at V _{DD} ; see figure 6-2				800	ps
$\Delta t_{\text{R/F}}$	Input rise or fall time mismatch between all SubLVDS inputs	$t_R(n)$ – $t_R(m)$ and $t_F(n)$ - $t_F(m)$ and m =D0, D1, D2, or CLK	vith n=D0, D1, D2, or CLK	-100		100	ps
R[7:0], G	[7:0], B[7:0], VS, HS, PCLK, CPE						
			1-channel mode, F/S=L	8		16	
			2-channel mode, F/S=L	4		8	
	Rise and fall time 20%-	0 10 5(0) 5	3-channel mode, F/S=L	4		8	
t _{R/F}	80% of V _{DD} ⁽²⁾	$C_L = 10 \text{ pF}^{(3)}$; see Figure 9	1-channel mode, F/S=H	4		8	ns
			2-channel mode, F/S=H	1		2	
			3-channel mode, F/S=H	1		2	
		1-channel and 3-channel mo	de	45%	50%	55%	
t _{OUTP}	PCLK output duty cycle	CPOL=V _{IL} , 2-channel mode		48%	53%	59%	
		CPOL=V _{IH} , 2-channel mode		41%	47%	52%	
t _{OSK}	Output skew between PCLK and R[0:7], G[0:7], B0:7], HS, VS, and DE	see Figure 9		-500		500	ps
INPUT TO	O OUTPUT RESPONSE TIME						
t _{PD(L)}	Propagation delay time from CLK+ input to PCLK output	RXEN at V _{DD} , V _{IH} =V _{DD} , V _{IL} =0 Figure 14	GND, C _L =10 pF, See	1.4/f _{PCLK}	1.9/f _{PCLK}	2.5/f _{PCLK}	s
t_{GS}	RXEN Glitch suppression pulse width (4)	V _{IH} =V _{DD} , V _{IL} =GND, RXEN to See Figure 15 and Figure 16				3.8	μs
t _{pwrup}	Enable time from power down (↑RXEN)	Time from RXEN pulled high transmit valid data; See Figu	to data outputs enabled and re 16			2	ms
t _{pwrdn}	Disable time from active mode (↓RXEN)	RXEN is pulled low during re measurement until all output R[0:7]=G[0:7]=B[0:7]=VS=HS PLL is Shutdown; See Figure	s held static: S=high, DE=PCLK=low and			11	μs
t _{wakeup}	Enable time from Standby (↑↓CLK)	RXEN at V _{DD} ; device is in sta from CLK input starts switchi outputs enabled and transmi	ng to PCLK and data			2	ms
t _{sleep}	Disable time from active mode (CLK transitions to high-impedance)	RXEN at V _{DD} ; device is rece measurement from CLK inpu input common mode VICM e V _{thstby}) until all outputs held s R[0:7]=G[0:7]=B[0:7]=VS=HS DE=PCLK=low and PLL is S See Figure 17	t signal stops (input open or xceeds threshold voltage static: S=high,			3	μs
4	PLL bandwidth (5)	Tested from CLK input to	2-ChM; f _{PCLK} =22MHz	0.087×fP _{CLK}			MHz
f _{BW}	PLL bandwidth (4)	PCLK output	0.075×fP _{CLK}			IVIMZ	

- (1) All typical values are at 25°C and with 1.8 V supply unless otherwise noted.
- (2) t_{R/F} depends on the F/S setting and the capacitive load connected to each output. Some application information of how to calculate t_{R/F} based on the output load and how to estimate the timing budget to interconnect to an LCD driver are provided in the application section near the end of this data sheet.
- (3) The output rise and fall time is optimized for an output load of 10 pF. The rise and fall time can be adjusted by changing the output load capacitance.
- (4) The RXEN input incorporates a glitch-suppression logic to disregard short input pulses. t_{GS} is the duration of either a high-to-low or low-to-high transition that is suppressed.
- (5) When using the SN65LVDS302 receiver in conjunction with the SN65LVDS301 transmitter in one link, the PLL bandwidth of the SN65LVDS302 receiver always exceed the bandwidth of the SN65LVDS301 transmit PLL. This ensures stable PLL tracking under all operating conditions and maximized the receiver skew margin.






Figure 6. SN65LVDS302 PLL Bandwidth (also showing the SN65LVDS301 PLL bandwidth)

TIMING CHARACTERISTICS

	PARAMETER	TEST CONDI	TIONS	MIN	MAX	UNIT
		1ChM: x=029, f _{PCLK} =15 MHz;	f _{CLK} =15 MHz ⁽⁴⁾	630		
t _{RSKMx} (1)(2)		RXEN at V_{DD} , V_{IH} = V_{DD} , V_{IL} =GND, R_L =100 Ω , test setup as in Figure 8, test pattern as in Table 11	f _{CLK} =4 MHz to 15 MHz ⁽⁵⁾	1/2 • 30 • f _{CLK} − 480 ps		
		2ChM: x = 014,	f _{CLK} =30 MHz ⁽⁴⁾	630		
	Receiver input skew margin; see ⁽³⁾ and Figure 43		f _{CLK} =8 MHz to 30 MHz ⁽⁵⁾	1 2•15•f _{CLK} - 480 ps		ps
		3ChM:	f _{CLK} = 65 MHz ⁽⁴⁾	360		
		RXEN at V_{DD} , $V_{IH}=V_{DD}$, $V_{IL}=GND$, test setup as in Figure 8, test pattern as in Table 13	f _{CLK} = 20 MHz to 65 MHz ⁽⁵⁾	1/2 • 10 • f _{CLK} − 410 ps		

- (1) Receiver Input Skew Margin (t_{RSKM}) is the timing margin available for transmitter output pulse position (t_{PPOS}), interconnect skew, and interconnect inter-symbol interference. tRSKM represents the reminder of the serial bit time not taken up by the receiver strobe uncertainty;. The t_{RSKM} assumes a bit error rate better than 10⁻¹².
- (2) t_{RSKM} is indirect proportional to the internal set-up and hold time uncertainty, ISI and duty cycle distortion from the front end receiver, the skew missmatch between CLK and data D0, D1, and D2, as well as the PLL cycle-to-cycle jitter.
- (3) This includes the receiver internal set-up and hold time uncertainty, all PLL related high-frequent random and deterministic jitter components that impact the jitter budget, ISI and duty cycle distortion from the front end receiver, and the skew between CLK and data D0, D1, and D2; The pulse position min/max variation is given with a bit error rate target of 10⁻¹²; Measurements of the total jitter are taken over a sample amount of > 10⁻¹² samples.
- (4) The Minimum and Maximum Limits are based on statistical analysis of the device performance over process, voltage, and temp ranges.
- (5) These Minimum and Maximum Limits are simulated only.



PARAMETER MEASUREMENT INFORMATION




Figure 7. Power Supply Noise Test Set-Up




Figure 8. Jitter Budget






Figure 9. Output Rise/Fall, Setup/Hold Time




Figure 10. SubLVDS Differential Input Rise and Fall Time Defintion




Figure 11. Equivalent Input Circuit Design






Figure 12. I/O Voltage and Current Definition




Figure 13. CMOS Output Test Circuit, Signal and Timing Definition






Figure 14. Propagation Delay Input to Output (LS0=LS1=0)




Figure 15. Receiver Phase Lock Loop Set Tlme and Receiver Enable Time






Figure 16. Receiver Enable/Disable Glitch Suppression Time




Figure 17. Standby Detection

POWER CONSUMPTION TESTS

Table 5 shows an example test pattern word.

Table 5. Example Test Pattern Word

ſ	Word	R[7:4], R[3:0], G[7:4], G[3:0], B[7-4], B[3-0], 0,VS,HS,DE
	1	0x7C3E1E7

	7	7			(C			3	3			ı	Ε			1	ı			ı	=			7	7	
R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B5	B4	ВЗ	B2	B1	В0	0	VS	HS	DE
0	1	1	1	1	1	0	0	0	0	1	1	1	1	1	0	0	0	0	1	1	1	1	0	0	1	1	1



TYPICAL IC POWER CONSUMPTION TEST PATTERN

The typical power consumption test patterns consists of sixteen 30-bit transmit words in 1-channel mode, eight 30-bit transmit words in 2-channel mode and five 30-bit transmit words in 3-channel mode. The pattern repeats itself throughout the entire measurement. It is assumed that every possible transmit code on RGB inputs has the same probability to occur during typical device operation.

Table 6. Typical IC Power Consumption Test Pattern, 1-Channel Mode

Word	Test Pattern: R[7:4], R[3:0], G[7:4], G[3:0], B[7-4], B[3-0], 0,VS,HS,DE
1	0x0000007
2	0xFFF0007
3	0x01FFF47
4	0xF0E07F7
5	0x7C3E1E7
6	0xE707C37
7	0xE1CE6C7
8	0xF1B9237
9	0x91BB347
10	0xD4CCC67
11	0xAD53377
12	0xACB2207
13	0xAAB2697
14	0x5556957
15	0xAAAAAB3
16	0xAAAAAA5

Table 7. Typical IC Power Consumption Test Pattern, 2-Channel Mode

Word	Test Pattern: R[7:4], R[3:0], G[7:4], G[3:0], B[7-4], B[3-0], 0,VS,HS,DE
1	0x0000001
2	0x03F03F1
3	0xBFFBFF1
4	0x1D71D71
5	0x4C74C71
6	0xC45C451
7	0xA3aA3A5
8	0x555553

Table 8. Typical IC Power Consumption Test Pattern, 3-Channel Mode

Word	Test Pattern: R[7:4], R[3:0], G[7:4], G[3:0], B[7-4], B[3-0], 0,VS,HS,DE
1	0xFFFFF1
2	0x0000001
3	0xF0F0F01
4	0xCCCCC1
5	0xAAAAAA7



MAXIMUM POWER CONSUMPTION TEST PATTERN

The maximum (or worst-case) power consumption of the SN65LVDS302 is tested using the two different test pattern shown in table. test patterns consists of sixteen 30-bit transmit words in 1-channel mode, eight 30-bit transmit words in 2-channel mode and five 30-bit transmit words in 3-channel mode. The pattern repeats itself throughout the entire measurement. It is assumed that every possible transmit code on RGB inputs has the same probability to occur during typical device operation.

Table 9. Worst-Case Power Consumption Test Pattern

Word	Test Pattern: R[7:4], R[3:0], G[7:4], G[3:0], B[7-4], B[3-0], 0,VS,HS,DE
1	0xAAAAAA5
2	0x5555555

Table 10. Worst-Case Power Consumption Test Pattern

Word	Test Pattern: R[7:4], R[3:0], G[7:4], G[3:0], B[7-4], B[3-0], 0,VS,HS,DE
1	0x0000000
2	0xFFFFF7

OUTPUT SKEW PULSE POSITION and JITTER PERFORMANCE

The following test patterns are used to measure the output skew pulse position and the jitter performance of the SN65LVDS302. The jitter test pattern stresses the interconnect particularly to test for ISI, very long run-lengths of consecutive bits, incorporates very high and low data rates, and maximizes switching noise. Each pattern is self-repeating for the duration of the test.

Table 11. Transmit Jitter Test Pattern, 1-Channel Mode

Word	Test Pattern: R[7:4], R[3:0], G[7:4], G[3:0], B[7-4], B[3-0], 0,VS,HS,DE
1	0x0000001
2	0x0000031
3	0x00000F1
4	0x00003F1
5	0x0000FF1
6	0x0003FF1
7	0x000FFF1
8	0x0F0F0F1
9	0x0C30C31
10	0x0842111
11	0x1C71C71
12	0x18C6311
13	0x1111111
14	0x3333331
15	0x2452413
16	0x22A2A25
17	0x555553
18	0xDB6DB65
19	0xCCCCC1
20	0xEEEEEE1
21	0xE739CE1
22	0xE38E381



Table 11. Transmit Jitter Test Pattern, 1-Channel Mode (continued)

Word	Test Pattern: R[7:4], R[3:0], G[7:4], G[3:0], B[7-4], B[3-0], 0,VS,HS,DE
23	0xF7BDEE1
24	0xF3CF3C1
25	0xF0F0F01
26	0xFFF0001
27	0xFFFC001
28	0xFFFF001
29	0xFFFFC01
30	0xFFFF01
31	0xFFFFC1
32	0xFFFFF1



Table 12. Transmit Jitter Test Pattern, 2-Channel Mode

Word	Test Pattern: R[7:4], R[3:0], G[7:4], G[3:0], B[7-4], B[3-0], 0,VS,HS,DE
1	0x0000001
2	0x000FFF3
3	0x8008001
4	0x0030037
5	0xE00E001
6	0x00FF001
7	0x007E001
8	0x003C001
9	0x0018001
10	0x1C7E381
11	0x3333331
12	0x555AAA5
13	0x6DBDB61
14	0x7777771
15	0x555AAA3
16	0xAAAAAA5
17	0x555553
18	0xAAA5555
19	0x8888881
20	0x9242491
21	0xAAA5571
22	0xCCCCC1
23	0xE3E1C71
24	0xFFE7FF1
25	0xFFC3FF1
26	0xFF81FF1
27	0xFE00FF1
28	0x1FF1FF1
29	0xFFCFFC3
30	0x7FF7FF1
31	0xFFF0007
32	0xFFFFF1

Table 13. Transmit Jitter Test Pattern, 3-Channel Mode

Word	Test Pattern: R[7:4], R[3:0], G[7:4], G[3:0], B[7-4], B[3-0], 0,VS,HS,DE
1	0x0000001
2	0x0000001
3	0x0000003
4	0x0101013
5	0x0303033
6	0x0707073
7	0x1818183
8	0xE7E7E71
9	0x3535351
10	0x0202021
11	0x5454543





Table 13. Transmit Jitter Test Pattern, 3-Channel Mode (continued)

Word	Test Pattern: R[7:4], R[3:0], G[7:4], G[3:0], B[7-4], B[3-0], 0,VS,HS,DE
12	0xA5A5A51
13	0xADADAD1
14	0x555551
15	0xA6A2AA3
16	0xA6A2AA5
17	0x555553
18	0x555555
19	0xAAAAAA1
20	0x5252521
21	0x5A5A5A1
22	0xABABAB1
23	0xFDFCFD1
24	0xCAAACA1
25	0x1818181
26	0xE7E7E71
27	0xF8F8F81
28	0xFCFCFC1
29	0xFEFEFE1
30	0xFFFFF1
31	0xFFFFF5
32	0xFFFFF5

IDD - mA

-50

-30

-10



TYPICAL CHARACTERISTIC CURVES

Some of the plots in this section show more than one curve representing various device pin relationships. Taken together, they represent a working range for the tested parameter.

SUPPLY CURRENT vs TEMPERATURE 30 2-Channel Mode, 22 MHz (VGA), F/S = 1 25 2-Channel Mode, 11 MHz (HVGA), F/S = 1 20 2-Channel Mode, 22 MHz (VGA), F/S = 0 15 2-Channel Mode, 11 MHz (HVGA), F/S = 0 10 5

Temperature - °C Figure 18.

30

50

70

90

10




Figure 19.

SUPPLY CURRENT vs FREQUENCY, 1-CHANNEL MODE




Figure 20.

SUPPLY CURRENT vs FREQUENCY, 2-CHANNEL MODE





Figure 21.

SUPPLY CURRENT vs FREQUENCY, 3-CHANNEL MODE



RECEIVER STROBE POSITION vs TEMPERATURE




Figure 23.






Figure 26.

1ChM






Figure 27.




Figure 29.




Figure 31.




Figure 28.




Figure 30.




Figure 32.






Figure 33.




Figure 35.




Figure 37.

XGA 3-CHANNEL OUTPUT WAVEFORM




Figure 34.




Figure 36.





Figure 38.







APPLICATION INFORMATION

Preventing Increased Leakage Currents in Control Inputs

A floating (left open) CMOS input allows leakage currents to flow from V_{DD} to GND. Do not leave any CMOS Input unconnected or floating. Every input must be connected to a valid logic level V_{IH} or V_{OL} while power is supplied to V_{DD} . This also minimizes the power consumption of standby and power down mode.

Power Supply Design Recommendation

For a multilayer pcb, it is recommended to keep one common GND layer underneath the device and connect all ground terminals directly to this plane.

SN65LVDS302 DECOUPLING RECOMMENDATION

The SN65LVDS302 was designed to operate reliably in a constricted environment with other digital switching ICs. In cell phone designs, the SN65LVDS302 often shares a power supply with various other ICs. The SN65LVDS302 can operate with power supply noise as specified in Recommend Device Operating Conditions. To minimize the power supply noise floor, provide good decoupling near the SN65LVDS302 power pins. The use of four ceramic capacitors (two 0.01 μF and two 0.1 μF) provides good performance. At the very least, it is recommended to install one 0.1 μF and one 0.01 μF capacitor near the SN65LVDS302. To avoid large current loops and trace inductance, the trace length between decoupling capacitor and IC power inputs pins must be minimized. Placing the capacitor underneath the SN65LVDS302 on the bottom of the PCB is often a good choice.

VGA APPLICATION

Figure 40 shows a possible implementation of a standard 640x480 VGA display. The LVDS301 interfaces to the SN65LVDS302, which is the corresponding receiver device to deserialize the data and drive the display driver. The pixel clock rate of 22MHz assumes ~10% blanking overhead and 60Hz display refresh rate. The application assumes 24-bit color resolution. It is also shown, how the application processor provides a powerdown (reset) signal for both serializer and the display driver. The signal count over the Flexible Printed Circuit board (FPC) could be further decreased by using the standby option on the SN65LVDS302 and pulling RXEN high with a $30k\Omega$ resistor to V_{DD} .




Figure 40. Typical VGA Display Application



APPLICATION INFORMATION (continued)

DUAL LCD-DISPLAY APPLICATION

The example in Figure 41 shows a possible application setup driving two video mode displays from one application processor. The data rate of 330Mbps at a pixel clock rate of 5.5MHz corresponds to 320x240 QVGA resolution at 60Hz refresh rate and 10% blanking overhead.




Figure 41. Example Dual-QVGA Display Application

TYPICAL APPLICATION FREQUENCIES

The SN65LVDS302 supports pixel clock frequencies from 4 MHz to 65 MHz over 1, 2, or 3 data lanes. Table 14 provides a few typical display resolution examples and shows the number of data lanes necessary to connect the SN65LVDS302 with the display. The blanking overhead is assumed to be 20%. Often, blanking overhead is smaller, resulting in a lower data rate. Furthermore, the examples in the table assumes a display frame refresh rate of 60-Hz. The actual refresh rate may differ depending on the application-processor clock implementation.

					he examples in the table nding on the application-			
		Table 14	. Typical A	pplication	Data Rates and Serial I	_ane Usag	е	
Display Screen		Visible Pixel Count	Blanking Overhead	Display Refresh	Pixel Clock Frequency [MHz]	Serial Data Rate Per Lane		
	Resolution					1 ChM	2 ChM	2 ChN

Display Screen	Visible Pixel Count	Blanking Overhead	Display Refresh Rate	Pixel Clock Frequency [MHz]	Serial Data Rate Per Lane		
Resolution					1-ChM	2-ChM	3-ChM
176x220 (QCIF+)	38,720	20%	90 Hz	4.2 MHz	125 Mbps		
240x320 (QVGA)	76,800	20%	60 Hz	5.5 MHz	166 Mbps		
640x200	128,000	20%	60 Hz	9.2 MHz	276 Mbps	138 Mbps	
352x416 (CIF+)	146,432	20%	60 Hz	10.5 MHz	316 Mbps	158 Mbps	
352x440	154,880	20%	60 Hz	11.2 MHz	335 Mbps	167 Mbps	
320x480 (HVGA)	153,600	20%	60 Hz	11.1 MHz	332 Mbps	166 Mbps	
800x250	200,000	20%	60 Hz	14.4 MHz	432 Mbps	216 Mbps	
640x320	204,800	20%	60 Hz	14.7 MHz	442 Mbps	221 Mbps	
640x480 (VGA)	307,200	20%	60 Hz	22.1 MHz		332 Mbps	221 Mbps
1024x320	327,680	20%	60 Hz	23.6 MHz		354 Mbps	236 Mbps
854x480 (WVGA)	409,920	20%	60 Hz	29.5 MHz		443 Mbps	295 Mbps
800x600 (SVGA)	480,000	20%	60 Hz	34.6 MHz			346 Mbps
1024x768 (XGA)	786,432	20%	60 Hz	56.6 MHz			566 Mbps





CALCULATION EXAMPLE: HVGA DISPLAY

The following calculation shows an example for a Half-VGA display with the following parameters:

Display Resolution: 320 x 480 Frame Refresh Rate: 58.4 Hz Vertical Visible Pixel: 480 lines Vertical Front Porch: 20 lines Vertical Sync: 5 lines Vertical Back Porch: 3 lines

Horizontal Visible Pixel: 320 columns Horizontal Front Porch: 10 columns Horizontal Sync: 5 columns Horizontal Back Porch: 3 columns




Figure 42. HVGA Display

Calculation of the total number of pixel and Blanking overhead:

Visible Area Pixel Count: $480 \times 320 = 153600$ pixel

Total Frame Pixel Count: $(480+20+5+3) \times (320+10+5+3) = 173304$ pixel

Blanking Overhead: $(173304-153600) \div 153600 = 12.8 \%$

The application requires following serial-link parameters:

Pixel Clk Frequency: $173304 \times 58.4 \text{ Hz} = 10.1 \text{ MHz}$

Serial Data Rate: 1-channel mode: 10.4 MHz × 30 bit/channel = 304 Mbps

2-channel mode: 10.4 MHz × 15 bit/channel = 152 Mbps



How To Determine Interconnect Skew and Jitter Budget

Designing a reliable data link requires examining the interconnect skew and jitter budget. The sum of all transmitter, pcb, connector, FPC, and receiver uncertainties must be smaller than the available serial bit time. The highest pixel clock frequency defines the available serial bit time. The transmitter timing uncertainty is defined by t_{PPOS} in the transmitter data sheet. For a bit-error-rate target of \leq 10-12, the measurement duration for tPPOS is \geq 1012. The SN65LVDS302 receiver can tolerate a maximum timing uncertainty defined by t_{RSKM} . The interconnect budget is calculated by:

$$t_{\text{interconnect}} = t_{\text{RSKM}} - t_{\text{PPOS}}$$
 (1)

Example:

f_{PCLK}(max) = 23 MHz (VGA display resolution, 60 Hz)

Transmission mode: 2-ChM; $t_{PPOS}(SN65LVDS301) = 330 ps$

Target bit error rate: 10⁻¹²

 $t_{RSKM}(SN65LVDS302) = 1/(2*15*f_{PCLK}) - 480 \text{ ps} = 969 \text{ ps}$

The interconnect budget for cable skew & ISI needs to be smaller than:




Figure 43. Jitter Budget



F/S-PIN SETTING AND CONNECTING THE SN65LVDS302 TO AN LCD DRIVER

NOTE:


Receiver PLL tracking: To maximize the design margin for the interconnect, good RX PLL tracking of the TX PLL is important. FlatLink3G requires the RX PLL to have a bandwidth higher the the bandwidth of the TX PLL. The SN65LVDS302 PLL design is optimized to track the SN65LVDS0301 PLL particularly well, thus providing a very large receiver skew margin. A FlatLink3G-compliant link must provide at least ± 225 ppm of receiver skew margin for the interconnect.

It is important to understand the tradeoff between power consumption, EMI, and maximum speed when selecting the F/S signal. It is beneficial to choose the slowest rise time possible to minimize EMI and power consumption. Unfortunately a slower rise time also reduces the timing margin left for the LCD driver. Hence it is necessary to calculate the timing margin to select the correct F/S pin setting.

The output rise time depends on the output driver strength and the output load. An LCD driver typical capacitive load is assumed with ~10pF. The higher the capacitive load, the slower will be the rise time. Rise time of the SN65LVDS302 is measured as the time duration it takes the output voltage to rise from 20% of V_{DD} and 80% of V_{DD} and fall time is defined as the time for the output voltage to transition from 80% of V_{DD} down to 20%.

Within one mode of operation and one F/S pin setting, the rise time of the output stage is fixed and does not adjust to the pixel frequency. Due to the short bit time at very fast pixel clock speeds and the real capacitive load of the display driver, the output amplitude might not reach V_{DD} and GND saturation fully. To ensure sufficient signal swing and verify the design margin, it becomes necessary to determine that the output amplitude under any circumstance reaches the display driver's input stage logic threshold (usually 30% and 70% of V_{DD}).

Figure 44 shows a worst-case rise time simulation assuming a LCD driver load of 16pF at VGA display resolution. PCLK is the fastest switching output. With F/S set to GND (Figure 44-a), the PCLK output voltage amplitude is significantly reduced. The voltage amplitude of the output data RGB[7:0], VS, HS, and DE shows less amplitude attenuation because these outputs carry random data pattern and toggle equal or less than half of the PCLK frequency. It is necessary to determine the timing margin between the LVDS302 output and LCD driver input.






Figure 44. Output Amplitude as a Function of Output Toggling Frequency, Capacitive Load and F/S Setting



HOW TO DETERMINE THE LCD DRIVER TIMING MARGIN

To determine the timing margin, it is necessary to specify the frequency of operation, identify the set-up and hold time of the LCD driver, and specify the output load of the SN65LVDS302 as a combination of the LCD driver input parasitics plus any capacitance caused by the connecting pcb trace. Furthermore, the setting of pin F/S and the SN65LVDS302 output skew impact the margin. The total remaining design margin calculates as following:

$$t_{DM} = \frac{1}{2 \times f_{PCLK}} - t_{DUTP(max_error)} - \frac{t_{rise(max)} \times C_{LOAD}}{10 \text{ pF}} - |t_{OSK}|$$
(3)

where:

t_{DM}- Design Margin

f_{PCLK} – Pixel clock frequency

 $t_{\text{rise}(\text{max})}$ – maximum rise or fall time; see $t_{\text{R/F}}$ under switching characteristics C_L – parasitic capacitance (sum of LCD driver input parasitics + connecting PCB trace)

t_{skew}- clock to data output skew SN65LVDS302

Example:

At a pixel clock frequeny of 5.5MHz (QVGA), and an assumed LCD driver load of 15 pF, the remaining timing margin is:


$$t_{DUTP(max_error)} = \frac{\left|t_{DUTP}(max) - 50\right|}{100\%} \times t_{PCLK} = \frac{5\%}{100\%} \times \frac{1}{5.5 MHz} = 9.1 ns$$

$$t_{DM} = \frac{1}{2 \times 5.5 \text{MHz}} - 9 \text{ns} - \frac{16 \text{ns}_{(F/S = GND)} \times 15 \text{pF}}{10 \text{pF}} - 500 \text{ps} = 57.3 \text{ns}$$

As long as the set-up and hold time of the LCD driver are each less than 57 ns, the timing budget is met sufficiently.

ZQE (S-PBGA-N80)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225
- D. This is a lead-free solder ball design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated