

## SPICE Device Model Si7440DP Vishay Siliconix

## N-Channel 30-V (D-S) Fast Switching MOSFET

### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- · Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

## SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 70670 www.vishay.com 24-May-04 1

# **SPICE Device Model Si7440DP**

# Vishay Siliconix



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu A$	1.5		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	824		Α
Drain-Source On-State Resistance <sup>a</sup>	r	$V_{GS} = 10 \text{ V}, I_D = 21 \text{ A}$	0.0052	0.0053	Ω
	r <sub>DS(on)</sub>	$V_{GS}$ = 4.5 V, $I_{D}$ = 19 A	0.0064	0.0065	
Forward Transconductance <sup>a</sup>	<b>g</b> fs	$V_{DS} = 15 \text{ V}, I_{D} = 21 \text{ A}$	61	65	S
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_{S}$ = 4.3 A, $V_{GS}$ = 0 V	0.75	0.72	V
Dynamic <sup>b</sup>					
Total Gate Charge	Qg	$V_{DS}$ = 15 V, $V_{GS}$ = 4.5 V, $I_{D}$ = 21 A	30	29	nC
Gate-Source Charge	$Q_{gs}$		10.5	10.5	
Gate-Drain Charge	$Q_{gd}$		10	10	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DD} = 15 \text{ V},  R_L = 15  \Omega$ $I_D \cong 1 \text{ A},  V_{GEN} = 10 \text{ V},  R_G = 6  \Omega$	22	18	Ns
Rise Time	t <sub>r</sub>		12	16	
Turn-Off Delay Time	$t_{d(off)}$		50	75	
Fall Time	t <sub>f</sub>		49	41	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	$I_F = 4.3 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	36	50	


www.vishay.com Document Number: 70670


Notes a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. b. Guaranteed by design, not subject to production testing.





# SPICE Device Model Si7440DP Vishay Siliconix


## COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data