NEC

User's Manual

μ PD780208 Subseries

8-Bit Single-Chip Microcontrollers

 μ PD780204 μ PD780204A μ PD780205 μ PD780205A μ PD780206 μ PD780208 μ PD78P0208

Document No. U11302EJ4V0UM00 (4th edition) Date Published July 2003 N CP(K)

[MEMO]

NOTES FOR CMOS DEVICES -

1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

FIP and IEBus are trademarks of NEC Electronics Corporation.

MS-DOS, Windows, and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

TRON stands for The Realtime Operating system Nucleus.

ITRON is an abbreviation of Industrial TRON.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of January, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
 property rights of third parties by or arising from the use of NEC Electronics products listed in this document
 or any other liability arising from the use of such products. No license, express, implied or otherwise, is
 granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of a customer's equipment shall be done under the full
 responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
 customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- · Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT]

http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH NEC Electronics Hong Kong Ltd.

Santa Clara, California Tel: 408-588-6000 800-366-9782

Duesseldorf, Germany Tel: 0211-65 03 01

• Sucursal en España

Madrid, Spain Tel: 091-504 27 87

• Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-675800

• Filiale Italiana

Milano, Italy Tel: 02-66 75 41

• Branch The Netherlands

Eindhoven, The Netherlands Tel: 040-2445845

• Tyskland Filial

Taeby, Sweden Tel: 08-63 80 820

United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133

Hong Kong Tel: 2886-9318

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-558-3737

NEC Electronics Shanghai, Ltd.

Shanghai, P.R. China Tel: 021-6841-1138

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore

Tel: 6253-8311

J03.4

Major Revisions in This Edition

Page	Description
Throughout	Addition of the following products to target products • μPD780204A
	• μPD780205A
	Deletion of the following package from target products
	• μPD78P0208KL-T (100-pin ceramic WQFN)
	CHAPTER 1 OUTLINE
p.29	Update of 1.6 78K/0 Series Lineup
p.32	Addition of Note in 1.8 Overview of Functions
p.33	Addition of Caution in Table 1-1 Mask Options in Mask ROM Versions
	CHAPTER 2 PIN FUNCTIONS
p.42	Addition of 2.2.12 VLOAD Madification of Table 2.1
p.43	Modification of Table 2-1 Types of Pin I/O Circuits
40	CHAPTER 3 CPU ARCHITECTURE
p.48 p.67	Addition of Caution in 3.1 Memory Space Modification of Nata in Table 3.3 Special Function Register Liet
ρ.07	Modification of Note in Table 3-3 Special-Function Register List
~ 00	• Addition of Caution in 4.2.6 Port 8
p.90 p.91	• Addition of Caution in 4.2.7 Port 9
p.92	• Addition of Caution in 4.2.8 Port 10
p.93	Addition of Caution in 4.2.9 Port 11
p.94	Addition of Caution in 4.2.10 Port 12
	CHAPTER 5 CLOCK GENERATOR
p.103	Addition of Note in Figure 5-3 Format of Processor Clock Control Register
	CHAPTER 6 16-BIT TIMER/EVENT COUNTER
p.133	Modification of Caution in Figure 6-8 Format of External Interrupt Mode Register
p.144	Modification of 6.6 (5) Valid edge setting
	CHAPTER 8 WATCH TIMER
p.171	Modification of Caution in Figure 8-2 Format of Timer Clock Select Register 2
	CHAPTER 9 WATCHDOG TIMER
p.178	Modification of Caution in Figure 9-2 Format of Timer Clock Select Register 2
	CHAPTER 11 BUZZER OUTPUT CONTROLLER
p.188	Modification of Caution in Figure 11-2 Format of Timer Clock Select Register 2
	CHAPTER 16 INTERRUPT AND TEST FUNCTIONS
p.340	Addition of Caution in Figure 16-2 Format of Interrupt Request Flag Register
p.343	Modification of Caution in Figure 16-5 Format of External Interrupt Mode Register
	CHAPTER 17 STANDBY FUNCTION
p.361	Addition of description in Table 17-1 HALT Mode Operating Status
p.364	Addition of description in Table 17-3 STOP Mode Operating Status
070	CHAPTER 19 μ PD78P0208
p.373	Modification of Table 19-2 Internal Memory Size Switching Register Setting Values
	APPENDIX A DIFFERENCES BETWEEN μPD78044H, 780228, AND 780208 SUBSERIES
p.398	• Modification of description in Table A-1 Major Differences Between μPD78044H, 780228, and
	780208 Subseries
000	APPENDIX B DEVELOPMENT TOOLS
p.399	Modification of description

The mark ★ shows major revised points.

INTRODUCTION

Readers

This manual has been prepared for user engineers who wish to understand the functions of the μ PD780208 Subseries and design and develop its application systems and programs.

Purpose

This manual is intended to give users an understanding of the functions described in the **Organization** below.

Organization

The μ PD780208 Subseries manual consists of two parts: this manual and Instructions (common to the 78K/0 Series)

μPD780208 Subseries User's Manual (This manual)

Instructions User's Manual

- · Pin functions
- Internal block functions
- Interrupts
- · Other on-chip peripheral functions
- CPU functions
- · Instruction set
- Explanation of each instruction

78K/0 Series

How to Read This Manual

It is assumed that the reader of this manual has general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

- For an understanding of functions in general:
 - \rightarrow Read this manual in the order of the **CONTENTS**.
- For how to interpret the register format:
 - → For a bit number enclosed in angle brackets, the bit name is defined as a reserved word in the RA78K0, and is defined in the header file named sfrbit.h in the CC78K0.
- To confirm the details of a register whose register name is known:
 - → Refer to APPENDIX C REGISTER INDEX.
- For the details of μ PD780208 Subseries instruction functions:
 - → Refer to 78K/0 Series Instructions User's Manual (U12326E).
- For the electrical specifications of the μ PD780208 Subseries:
 - \rightarrow Refer to the separate μ PD780204, 780205, 780206, 780208 Data Sheet (U10436E) and μ PD78P0208 Data Sheet (U11295E).
- For application examples of the μ PD780208 Subseries:
 - → Refer to the separate 78K/0 Series Basics (II) Application Note (U10121E).

Conventions

Data significance: Higher digits on the left and lower digits on the right

Active low representation: \overline{xxx} (overscore over pin or signal name)

Note: Footnote for item marked with Note in the text Caution: Information requiring particular attention

Remark: Supplementary information

Numerical representation: Binary xxxx or xxxxB

Decimal xxxx
Hexadecimal xxxxH

Related Documents

The related documents indicated in this publication may include preliminary versions.

However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
μPD780204, 780205, 780206, 780208 Data Sheet	U10436E
μPD78P0208 Data Sheet	U11295E
μPD780208 Subseries User's Manual	This manual
78K/0 Series Instructions User's Manual	U12326E
78K/0 Series Basic (II) Application Note	U10121E

Documents Related to Software Development Tools (User's Manuals)

Document Name		Document No.
RA78K0 Assembler Package	Operation	U14445E
	Language	U14446E
	Structured Assembly Language	U11789E
CC78K0 C Compiler	Operation	U14297E
	Language	U14298E
SM78K Series System Simulator Ver. 2.30 or Later	Operation (Windows™ Based)	U15373E
	External Part User Open Interface Specification	U15802E
ID78K Series Integrated Debugger Ver. 2.30 or Later	Operation (Windows Based)	U15185E
RX78K0 Real-Time OS	Fundamentals	U11537E
	Installation	U11536E
Project Manager Ver. 3.12 or Later (Windows Based)		U14610E

Documents Related to Hardware Development Tools (User's Manuals)

Document Name	Document No.
IE-78K0-NS In-Circuit Emulator	U13731E
IE-78K0-NS-A In-Circuit Emulator	U14889E
IE-780208-NS-EM1 Emulation Board	U13691E
IE-78001-R-A In-Circuit Emulator	U14142E
IE-780208-R-EM Emulation Board	EEU-1501

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

Documents Related to PROM Writing (User's Manuals)

Document Name		Document No.
PG-1500 PROM Programmer		U11940E
PG-1500 Controller	PC-9800 Series (MS-DOS™ Based)	EEU-1291
	IBM PC Series (PC DOS™ Based)	U10540E

Other Related Documents

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE - Products and Packages -	X13769X
Semiconductor Device Mount Manual	Note
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

CONTENTS

CHAPTE	R 1 OL	JTLINE	24
1.1	Featu	res	24
1.2	Applications 2		
1.3	Order	ing Information	25
1.4	Qualit	y Grade	25
1.5	Pin Co	onfiguration (Top View)	26
1.6	78K/0	Series Lineup	29
1.7	Block	Diagram	31
1.8	Overv	iew of Functions	32
1.9	Mask	Options	33
CHAPTE	R 2 PIN	I FUNCTIONS	34
2.1	Pin Fu	unction List	34
	2.1.1	Normal operating mode pins	34
	2.1.2	PROM programming mode pins (µPD78P0208 only)	37
2.2	Descr	iption of Pin Functions	38
	2.2.1	P00 to P04 (Port 0)	38
	2.2.2	P10 to P17 (Port 1)	38
	2.2.3	P20 to P27 (Port 2)	39
	2.2.4	P30 to P37 (Port 3)	39
	2.2.5	P70 to P74 (Port 7)	40
	2.2.6	P80 to P87 (Port 8)	40
	2.2.7	P90 to P97 (Port 9)	40
	2.2.8	P100 to P107 (Port 10)	41
	2.2.9	P110 to P117 (Port 11)	41
	2.2.10	P120 to P127 (Port 12)	41
	2.2.11	FIP0 to FIP12	41
7	2.2.12	VLOAD	42
	2.2.13	AVREF	42
	2.2.14	AV _{DD}	42
	2.2.15	AVss	42
	2.2.16	RESET	42
	2.2.17	X1 and X2	42
	2.2.18	XT1 and XT2	42
	2.2.19	V _{DD}	42
	2.2.20	Vss	42
	2.2.21	V _{PP} (μPD78P0208 only)	42
		IC (mask ROM version only)	42
2.3	Pin I/C	O Circuits and Recommended Connection of Unused Pins	43
		PU ARCHITECTURE	48
3.1		ry Space	48
	3.1.1	Internal program memory space	53
	3.1.2	Internal data memory space	54
	3.1.3	Special-function register (SFR) area	54

	3.1.4	Data memory addressing	55
3.2	Proce	essor Registers	60
	3.2.1	Control registers	60
	3.2.2	General-purpose registers	63
	3.2.3	Special-function registers (SFRs)	64
3.3	Instru	uction Address Addressing	68
	3.3.1	Relative addressing	68
	3.3.2	Immediate addressing	69
	3.3.3	Table indirect addressing	70
	3.3.4	Register addressing	71
3.4	Opera	and Address Addressing	72
	3.4.1	Implied addressing	72
	3.4.2	Register addressing	73
	3.4.3	Direct addressing	
	3.4.4	Short direct addressing	75
	3.4.5	Special-function register (SFR) addressing	76
	3.4.6	Register indirect addressing	77
	3.4.7	Based addressing	78
	3.4.8	Based indexed addressing	79
	3.4.9	Stack addressing	79
CHAPTE	ER4 PC	ORT FUNCTIONS	80
4.1	Port F	Functions	80
4.2	Port (Configuration	
	4.2.1	Port 0	
	4.2.2	Port 1	
	4.2.3	Port 2	
	4.2.4	Port 3	
	4.2.5	Port 7	89
	4.2.6	Port 8	90
	4.2.7	Port 9	91
	4.2.8	Port 10	92
	4.2.9	Port 11	93
	4.2.10	Port 12	94
4.3		Function Control Registers	
4.4	Port F	Function Operations	98
	4.4.1	Writing to I/O port	98
	4.4.2	Reading from I/O port	98
	4.4.3	Operations on I/O port	
4.5	Selec	tion of Mask Option	99
A		LOOK OF VED LED	
		LOCK GENERATOR	
5.1		Generator Functions	
5.2		Generator Configuration	
5.3		Generator Control Registers	
5.4	•	em Clock Oscillator	
	5.4.1	Main system clock oscillator	
	5.4.2	Subsystem clock oscillator	110

	5.4.3 Divider	113
	5.4.4 When subsystem clock is not used	113
5.5	Clock Generator Operations	114
	5.5.1 Main system clock operations	115
	5.5.2 Subsystem clock operations	116
5.6	Changing System Clock and CPU Clock Settings	117
	5.6.1 Time required for switchover between system clock and CPU clock	117
	5.6.2 System clock and CPU clock switching procedure	118
CHAPTE	ER 6 16-BIT TIMER/EVENT COUNTER	119
6.1	Outline of Timers Incorporated in μ PD780208 Subseries	
6.2	16-Bit Timer/Event Counter Functions	
6.3	16-Bit Timer/Event Counter Configuration	
6.4	16-Bit Timer/Event Counter Control Registers	
6.5	16-Bit Timer/Event Counter Operations	
	6.5.1 Interval timer operations	
	6.5.2 PWM output operations	
	6.5.3 Pulse width measurement operations	
	6.5.4 External event counter operation	
	6.5.5 Square-wave output operation	
6.6	16-Bit Timer/Event Counter Operating Precautions	
CHADTE	ER 7 8-BIT TIMER/EVENT COUNTER	1/15
7.1	8-Bit Timer/Event Counter Functions	
7.1	7.1.1 8-bit timer/event counter mode	
	7.1.2 16-bit timer/event counter mode	
7.2	8-Bit Timer/Event Counter Configuration	
7.3	8-Bit Timer/Event Counter Control Registers	
7.3 7.4	8-Bit Timer/Event Counter Operations	
7.4	7.4.1 8-bit timer/event counter mode	
	7.4.2 16-bit timer/event counter mode	
7.5	8-Bit Timer/Event Counter Operating Precautions	
	TR A WATOUTIMER	4.00
СПАРТЕ 8.1	ER 8 WATCH TIMER	
	Watch Timer Configuration	
8.2 8.3	Watch Timer Control Registers	
8.4	Watch Timer Control Registers	
0.4	Watch Timer Operations	
	8.4.1 Watch timer operation	
	8.4.2 Interval timer operation	173
	ER 9 WATCHDOG TIMER	
9.1	Watchdog Timer Functions	
9.2	Watchdog Timer Configuration	
9.3	Watchdog Timer Control Registers	
9.4	Watchdog Timer Operations	
	9.4.1 Watchdog timer operation	
	9.4.2 Interval timer operation	191

CHAPTE	R 10 CLOCK OUTPUT CONTROLLER	182
10.1	Clock Output Controller Functions	182
10.2	Clock Output Controller Configuration	183
10.3	Clock Output Function Control Registers	183
CHAPTE	R 11 BUZZER OUTPUT CONTROLLER	
11.1	Buzzer Output Controller Functions	
11.2	Buzzer Output Controller Configuration	
11.3	Buzzer Output Function Control Registers	187
	R 12 A/D CONVERTER	
12.1	A/D Converter Functions	
12.2	A/D Converter Configuration	
12.3	A/D Converter Control Registers	
12.4	A/D Converter Operations	
	12.4.1 Basic operations of A/D converter	
	12.4.2 Input voltage and conversion results	
	12.4.3 A/D converter operating mode	
12.5	A/D Converter Precautions	202
CHAPTE	R 13 SERIAL INTERFACE CHANNEL 0	
13.1	Functions of Serial Interface Channel 0	
13.2	Configuration of Serial Interface Channel 0	
13.3	Control Registers of Serial Interface Channel 0	
13.4	Operations of Serial Interface Channel 0	
	13.4.1 Operation stop mode	
	13.4.2 3-wire serial I/O mode operation	
	13.4.3 SBI mode operation	
	13.4.4 2-wire serial I/O mode operation	
	13.4.5 SCK0/P27 pin output manipulation	255
	R 14 SERIAL INTERFACE CHANNEL 1	
14.1	Functions of Serial Interface Channel 1	
14.2	Configuration of Serial Interface Channel 1	
14.3	Control Registers of Serial Interface Channel 1	
14.4	Operations of Serial Interface Channel 1	
	14.4.1 Operation stop mode	
	14.4.2 3-wire serial I/O mode operation	
	14.4.3 3-wire serial I/O mode operation with automatic transmit/receive function	272
CHAPTE	R 15 VFD CONTROLLER/DRIVER	299
15.1	VFD Controller/Driver Functions	
15.2	VFD Controller/Driver Configuration	
15.3	VFD Controller/Driver Control Registers	303
	15.3.1 Control registers	303
	15.3.2 One-display period and cut width	310
15.4	Selecting Display Mode	311
15.5	Display Mode and Display Output	
15.6	Display Data Memory	313

15.7	Key Scan Flag and Key Scan Data	314
	15.7.1 Key scan flag	314
	15.7.2 Key scan data	314
15.8	Light Leakage of VFD	315
15.9	Display Examples	317
	15.9.1 Segment type (display mode 1: DSPM05 = 0)	318
	15.9.2 Dot type (display mode 1: DSPM05 = 0)	320
	15.9.3 Display type in which a segment spans two or more grids	
	(display mode 2: DSPM05 = 1)	322
15.1	0 Calculating Total Power Dissipation	326
	15.10.1 Segment type (display mode 1: DSPM05 = 0)	326
	15.10.2 Dot type (display mode 1: DSPM05 = 0)	329
	15.10.3 Display type in which a segment spans two or more grids	
	(display mode 2: DSPM05 = 1)	332
СНДРТЕ	ER 16 INTERRUPT AND TEST FUNCTIONS	335
16.1		
16.2	, ,,	
16.3	•	
16.4		
	16.4.1 Non-maskable interrupt request acknowledgment operation	
	16.4.2 Maskable interrupt request acknowledgment operation	
	16.4.3 Software interrupt request acknowledgment operation	352
	16.4.4 Multiple interrupt servicing	353
	16.4.5 Interrupt request hold	356
16.5	Test Functions	357
	16.5.1 Test function control registers	357
	16.5.2 Test input signal acknowledgment operation	358
CHAPTE	ER 17 STANDBY FUNCTION	359
17.1		
	17.1.1 Standby function	
	17.1.2 Standby function control register	360
17.2	Standby Function Operations	361
	17.2.1 HALT mode	361
	17.2.2 STOP mode	364
CHAPTE	ER 18 RESET FUNCTION	367
18.1		
	ER 19 μPD78P0208 Size Switching Register	
19.1	, , ,	
19.2 19.3	3 3	
19.3	19.3.1 Operating modes	
	19.3.2 PROM write procedure	
	19.3.3 PROM read procedure	
19 4	Screening of One-Time PROM Version	

CHAPTE	R 20 INSTRUCTION SET	383
20.1	Conventions	384
	20.1.1 Operand identifiers and description methods	384
	20.1.2 Description of "operation" column	385
	20.1.3 Description of "flag operation" column	385
20.2	Operation List	386
20.3	Instructions Listed by Addressing Type	394
APPEND	X A DIFFERENCES BETWEEN μ PD78044H, 780228, AND 780208 SUBSERIES	398
APPEND	X B DEVELOPMENT TOOLS	399
B.1	Software Package	
B.2	Language Processing Software	401
B.3	Control Software	402
B.4	PROM Programming Tools	403
	B.4.1 Hardware	403
	B.4.2 Software	403
B.5	Debugging Tools (Hardware)	404
	B.5.1 When using in-circuit emulator IE-78K0-NS, IE-78K0-NS-A	404
	B.5.2 When using in-circuit emulator IE-78001-R-A	405
B.6	Debugging Tools (Software)	406
B.7	Embedded Software	407
B.8	Method for Upgrading from Former In-Circuit Emulator for 78K/0 Series to	
	IE-78001-R-A	408
B.9	Conversion Socket (EV-9200GF-100) Package Drawing and Recommended	
	Footprint	409
B.10	Notes on Target System Design	411
APPEND	X C REGISTER INDEX	413
C.1	Register Index (by Register Name)	413
C.2	Register Index (by Register Symbol)	415
APPEND	X D REVISION HISTORY	417

LIST OF FIGURES (1/6)

Figure No.	Title	Page
2-1	Pin I/O Circuits	45
3-1	Memory Map (μPD780204 and μPD780204A)	48
3-2	Memory Map (μPD780205 and μPD780205A)	49
3-3	Memory Map (μPD780206)	50
3-4	Memory Map (μPD780208)	51
3-5	Memory Map (μPD78P0208)	52
3-6	Data Memory Addressing (μPD780204 and μPD780204A)	55
3-7	Data Memory Addressing (μPD780205 and μPD780205A)	56
3-8	Data Memory Addressing (μPD780206)	57
3-9	Data Memory Addressing (μPD780208)	58
3-10	Data Memory Addressing (μPD78P0208)	59
3-11	Program Counter Format	60
3-12	Program Status Word Format	60
3-13	Stack Pointer Format	61
3-14	Data to Be Saved to Stack Memory	62
3-15	Data to Be Reset from Stack Memory	62
3-16	General-Purpose Register Configuration	63
4-1	Port Types	80
4-2	Block Diagram of P00 and P04	84
4-3	Block Diagram of P01 to P03	84
4-4	Block Diagram of P10 to P17	85
4-5	Block Diagram of P20, P21, P23 to P26	86
4-6	Block Diagram of P22 and P27	87
4-7	Block Diagram of P30 to P37	88
4-8	Block Diagram of P70 to P74	89
4-9	Block Diagram of P80 to P87	90
4-10	Block Diagram of P90 to P97	91
4-11	Block Diagram of P100 to P107	92
4-12	Block Diagram of P110 to P117	93
4-13	Block Diagram of P120 to P127	94
4-14	Format of Port Mode Register	96
4-15	Format of Pull-up Resistor Option Register	97
5-1	Clock Generater Block Diagram	101
5-2	Feedback Resistor of Subsystem Clock	102
5-3	Format of Processor Clock Control Register	103
5-4	Format of Display Mode Register 0	105
5-5	Format of Display Mode Register 1	108
5-6	External Circuit of Main System Clock Oscillator	109
5-7	External Circuit of Subsystem Clock Oscillator	110
5-8	Examples of Incorrect Resonator Connection	111
5-9	Main System Clock Stop Function	115
5-10	System Clock and CPU Clock Switching	118

LIST OF FIGURES (2/6)

Figure No.	Title	Page
6-1	Block Diagram of 16-Bit Timer/Event Counter (Timer Mode)	123
6-2	Block Diagram of 16-Bit Timer/Event Counter (PWM Mode)	
6-3	Block Diagram of 16-Bit Timer/Event Counter Output Controller	
6-4	Format of Timer Clock Select Register 0	128
6-5	Format of 16-Bit Timer Mode Control Register	130
6-6	Format of 16-Bit Timer Output Control Register	
6-7	Format of Port Mode Register 3	132
6-8	Format of External Interrupt Mode Register	133
6-9	Format of Sampling Clock Select Register	
6-10	Interval Timer Configuration Diagram	135
6-11	Interval Timer Operation Timing	136
6-12	Example of D/A Converter Configuration with PWM Output	137
6-13	TV Tuner Application Circuit Example	138
6-14	Configuration Diagram for Pulse Width Measurement in Free-Running Mode	139
6-15	Timing of Pulse Width Measurement Operation in Free-Running Mode	
	(with Both Edges Specified)	139
6-16	Timing of Pulse Width Measurement Operation by Means of Restart	
	(with Both Edges Specified)	140
6-17	External Event Counter Configuration Diagram	141
6-18	External Event Counter Operation Timing (with Rising Edge Specified)	141
6-19	Square-Wave Output Operation Timing	142
6-20	16-Bit Timer Register Start Timing	143
6-21	Timing After Compare Register Change During Timer Count Operation	143
6-22	Capture Register Data Retention Timing	144
7-1	Block Diagram of 8-Bit Timer/Event Counter	151
7-2	Block Diagram of 8-Bit Timer/Event Counter Output Controller 1	152
7-3	Block Diagram of 8-Bit Timer/Event Counter Output Controller 2	152
7-4	Format of Timer Clock Select Register 1	154
7-5	Format of 8-Bit Timer Mode Control Register	155
7-6	Format of 8-Bit Timer Output Control Register	156
7-7	Format of Port Mode Register 3	157
7-8	Interval Timer Operation Timing	158
7-9	External Event Counter Operation Timing (with Rising Edge Specified)	160
7-10	Square-Wave Output Operation Timing	161
7-11	Interval Timer Operation Timing	162
7-12	External Event Counter Operation Timing (with Rising Edge Specified)	164
7-13	Square-Wave Output Operation Timing	165
7-14	8-Bit Timer Register Start Timing	166
7-15	External Event Counter Operation Timing	166
7-16	Timing After Compare Register Change During Timer Count Operation	167

LIST OF FIGURES (3/6)

Figure No.	Title	Page
8-1	Watch Timer Block Diagram	170
8-2	Format of Timer Clock Select Register 2	
8-3	Format of Watch Timer Mode Control Register	
9-1	Watchdog Timer Block Diagram	176
9-2	Format of Timer Clock Select Register 2	178
9-3	Format of Watchdog Timer Mode Register	179
10-1	Remote Controlled Output Application Example	182
10-2	Clock Output Controller Block Diagram	183
10-3	Format of Timer Clock Select Register 0	184
10-4	Format of Port Mode Register 3	185
11-1	Buzzer Output Controller Block Diagram	186
11-2	Format of Timer Clock Select Register 2	188
11-3	Format of Port Mode Register 3	189
12-1	A/D Converter Block Diagram	191
12-2	Format of A/D Converter Mode Register	195
12-3	Format of A/D Converter Input Select Register	196
12-4	Basic Operation of A/D Converter	198
12-5	Relationship Between Analog Input Voltage and A/D Conversion Result	199
12-6	A/D Conversion by Hardware Start	200
12-7	A/D Conversion by Software Start	201
12-8	Example of Method of Reducing Power Consumption in Standby Mode	202
12-9	Analog Input Pin Processing	203
12-10	A/D Conversion End Interrupt Request Generation Timing	204
12-11	AV _{DD} Pin Connection	204
13-1	Block Diagram of Serial Interface Channel 0	208
13-2	Format of Timer Clock Select Register 3	212
13-3	Format of Serial Operating Mode Register 0	213
13-4	Format of Serial Bus Interface Control Register	214
13-5	Format of Interrupt Timing Specification Register	216
13-6	3-Wire Serial I/O Mode Timing	221
13-7	RELT and CMDT Operations	222
13-8	Circuit for Switching Transfer Bit Order	222
13-9	Example of Serial Bus Configuration with SBI	224
13-10	SBI Transfer Timing	226
13-11	Bus Release Signal	227
13-12	Command Signal	227
13-13	Address	228
13-14	Slave Selection by Address	228
13-15	Commands	229

LIST OF FIGURES (4/6)

Figure No.	Title	Page
13-16	Data	229
13-17	Acknowledge Signal	
13-18	BUSY and READY Signals	
13-19	RELT, CMDT, RELD, and CMDD Operations (Master)	
13-20	RELD and CMDD Operations (Slave)	
13-21	ACKT Operation	
13-22	ACKE Operations	
13-23	ACKD Operations	
13-24	BSYE Operation	
13-25	Pin Configuration	
13-26	Address Transmission from Master Device to Slave Device (WUP = 1)	
13-27	Command Transmission from Master Device to Slave Device	
13-28	Data Transmission from Master Device to Slave Device	246
13-29	Data Transmission from Slave Device to Master Device	247
13-30	Serial Bus Configuration Example Using 2-Wire Serial I/O Mode	249
13-31	2-Wire Serial I/O Mode Timing	
13-32	RELT and CMDT Operations	254
13-33	SCK0/P27 Pin Configuration	
14-1	Block Diagram of Serial Interface Channel 1	258
14-2	Format of Timer Clock Select Register 3	261
14-3	Format of Serial Operating Mode Register 1	262
14-4	Format of Automatic Data Transmit/Receive Control Register	264
14-5	Format of Automatic Data Transmit/Receive Interval Specification Register	265
14-6	3-Wire Serial I/O Mode Timing	270
14-7	Circuit for Switching Transfer Bit Order	271
14-8	Basic Transmission/Reception Mode Operation Timing	279
14-9	Basic Transmission/Reception Mode Flowchart	280
14-10	Buffer RAM Operation in 6-Byte Transmission/Reception	
	(in Basic Transmission/Reception Mode)	281
14-11	Basic Transmission Mode Operation Timing	283
14-12	Basic Transmission Mode Flowchart	284
14-13	Buffer RAM Operation in 6-Byte Transmission (in Basic Transmission Mode)	285
14-14	Repeat Transmission Mode Operation Timing	287
14-15	Repeat Transmission Mode Flowchart	288
14-16	Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode)	289
14-17	Automatic Transmission/Reception Suspension and Restart	291
14-18	System Configuration with Busy Control Option	292
14-19	Operation Timing When Using Busy Control Option (BUSY0 = 0)	293
14-20	Busy Signal and Clearing Wait (BUSY0 = 0)	293
14-21	Operation Timing When Using Busy & Strobe Control Option (BUSY0 = 0)	294
14-22	Operation Timing of Bit Slippage Detection Function Using Busy Signal (BUSY0 = 1)	295
14-23	Automatic Transmit/Receive Interval	296
14-24	Operation Timing When Automatic Transmit/Receive Function Is Operating with	
	Internal Clock	297

LIST OF FIGURES (5/6)

Figure No.	Title	Page
15-1	VFD Controller Operation Timing in Display Mode 1 (DSPM05 = 0)	300
15-2	VFD Controller/Driver Block Diagram	
15-3	Format of Display Mode Register 0	
15-4	Format of Display Mode Register 1	
15-5	Format of Display Mode Register 2	
15-6	Cut Width of Segment/Digit Signal	
15-7	VFD Controller Display Start Timing	310
15-8	Selection of Display Mode	
15-9	Pin Configuration for 14-Segment Display	312
15-10	Relationship Between Display Data Memory Contents and Segment Output	313
15-11	Light Leakage due to Short Blanking Time	315
15-12	Light Leakage due to Csg	316
15-13	Waveform of Light Leakage due to Csg	316
15-14	Display Data Memory Configuration and Segment Data Reading Order (Segment Type)	318
15-15	Relationship Between Display Data Memory Contents and Segment Outputs in 10-Segment x 11-Digit Display Mode	
15-16	Display Data Memory Configuration and Segment Data Reading Order (Dot Type)	
15-17	Relationship Between Display Data Memory Contents and Segment Outputs	
	in 35-Segment x 16-Digit Display Mode	
15-18	Display Data Memory Configuration and Data Reading Order (Display Mode 2)	
15-19	Segment Connection Example	
15-20	Grid Driving Timing	
15-21	Data Memory Status in 23-Segment x 5-Grid Display Mode	
15-22	Allowable Total Power Dissipation P⊤ (TA = −40 to +85°C)	326
15-23	Relationship Between Display Data Memory Contents and Segment Outputs in 10-Segment x 11-Digit Display Mode	328
15-24	Relationship Between Display Data Memory Contents and Segment Outputs	
	in 35-Segment x 16-Digit Display Mode	331
15-25	Grid Driving Timing	333
15-26	Data Memory Status in 23-Segment x 5-Grid Display Mode	334
16-1	Basic Configuration of Interrupt Function	337
16-2	Format of Interrupt Request Flag Register	340
16-3	Format of Interrupt Mask Flag Register	341
16-4	Format of Priority Specification Flag Register	342
16-5	Format of External Interrupt Mode Register	343
16-6	Format of Sampling Clock Select Register	344
16-7	Noise Eliminator I/O Timing (When Rising Edge Is Detected)	345
16-8	Format of Program Status Word	346
16-9	Non-Maskable Interrupt Request Acknowledgment Flowchart	348
16-10	Non-Maskable Interrupt Request Acknowledgment Timing	348
16-11	Non-Maskable Interrupt Request Acknowledgment Operation	349

LIST OF FIGURES (6/6)

Figure No.	Title					
16-12	Interrupt Request Acknowledge Processing Algorithm	351				
16-13	Interrupt Request Acknowledgment Timing (Minimum Time)					
16-14	Interrupt Request Acknowledgment Timing (Maximum Time)					
16-15	Multiple Interrupt Servicing Example					
16-16	Interrupt Request Hold					
16-17	Basic Configuration of Test Function	357				
16-18	Format of Interrupt Request Flag Register 0H	358				
16-19	Format of Interrupt Mask Flag Register 0H	358				
17-1	Format of Oscillation Stabilization Time Select Register	360				
17-2	HALT Mode Release by Interrupt Request Generation	362				
17-3	HALT Mode Release by RESET Input	363				
17-4	STOP Mode Release by Interrupt Request Generation	365				
17-5	STOP Mode Release by RESET Input	366				
18-1	Block Diagram of Reset Function	367				
18-2	Timing of Reset by RESET Input	368				
18-3	Timing of Reset due to Watchdog Timer Overflow	368				
18-4	Timing of Reset by RESET Input in STOP Mode	368				
19-1	Format of Internal Memory Size Switching Register (IMS)	373				
19-2	Format of Internal Expansion RAM Size Switching Register	374				
19-3	Page Program Mode Flowchart	377				
19-4	Page Program Mode Timing	378				
19-5	Byte Program Mode Flowchart	379				
19-6	Byte Program Mode Timing	380				
19-7	PROM Read Timing	381				
B-1	Configuration of Development Tools	400				
B-2	EV-9200GF-100 Package Drawing (for Reference Purposes only)	409				
B-3	Recommended Footprint for EV-9200GF-100 (for Reference Purposes only)	410				
B-4	Distance Between IE System and Conversion Adapter	411				
B-5	Connection Conditions of Target System (When NP-100GF-TQ Is Used)	412				
B-6	Connection Conditions of Target System (When NP-H100GF-TQ Is Used)	412				

LIST OF TABLES (1/2)

Table No.	Title	Page
1-1	Mask Options in Mask ROM Versions	33
2-1	Types of Pin I/O Circuits	43
3-1	Internal ROM Capacity	53
3-2	Vector Table	53
3-3	Special-Function Register List	65
4-1	Port Functions	81
4-2	Port Configuration	83
4-3	Port Mode Register and Output Latch Setting When Alternate Function Is Used	95
4-4	Comparison Between Mask Option of Mask ROM Version and μ PD78P0208	99
5-1	Clock Generator Configuration	100
5-2	Relationship Between CPU Clock and Minimum Instruction Execution Time	104
5-3	Maximum Time Required for CPU Clock Switchover	117
6-1	Timer/Event Counter Operations	120
6-2	16-Bit Timer/Event Counter Interval Time	121
6-3	16-Bit Timer/Event Counter Square-Wave Output Ranges	121
6-4	16-Bit Timer/Event Counter Configuration	122
6-5	16-Bit Timer/Event Counter Interval Time	136
6-6	16-Bit Timer/Event Counter Square-Wave Output Ranges	142
7-1	8-Bit Timer/Event Counter Interval Time	146
7-2	8-Bit Timer/Event Counter Square-Wave Output Ranges	147
7-3	Interval Time When 8-Bit Timer/Event Counter Is Used as 16-Bit Timer/Event Counter	148
7-4	Square-Wave Output Ranges When 8-Bit Timer/Event Counter	
	Is Used as 16-Bit Timer/Event Counter	149
7-5	8-Bit Timer/Event Counter Configuration	150
7-6	8-Bit Timer/Event Counter 1 Interval Time	159
7-7	8-Bit Timer/Event Counter 2 Interval Time	159
7-8	8-Bit Timer/Event Counter Square-Wave Output Ranges	161
7-9	Interval Time When 2-Channel 8-Bit Timer/Event Counter	
	(TM1 and TM2) Is Used as 16-Bit Timer/Event Counter	163
7-10	Square-Wave Output Ranges When 2-Channel 8-Bit Timer/Event Counters	
	(TM1 and TM2) Are Used as 16-Bit Timer/Event Counter	165
8-1	Interval Timer Interval Time	168
8-2	Watch Timer Configuration	169
8-3	Interval Timer Interval Time	173
9-1	Watchdog Timer Program Loop Detection Time	174
9-2	Interval Time	174
9-3	Watchdog Timer Configuration	175
9-4	Watchdog Timer Program Loop Detection Time	180

LIST OF TABLES (2/2)

Table No.	Title	Page
9-5	Interval Timer Interval Time	181
10-1	Clock Output Controller Configuration	183
11-1	Buzzer Output Controller Configuration	186
12-1	A/D Converter Configuration	190
13-1	Differences Between Channels 0 and 1	205
13-2	Modes of Serial Interface Channel 0	206
13-3	Configuration of Serial Interface Channel 0	207
13-4	Signals in SBI Mode	240
14-1	Modes of Serial Interface Channel 1	256
14-2	Configuration of Serial Interface Channel 1	257
14-3	Interval Determined by CPU Processing (with Internal Clock Operation)	297
14-4	Interval Determined by CPU Processing (with External Clock Operation)	298
15-1	Relationship Between Display Output Pins and Port Pins	301
15-2	VFD Controller/Driver Configuration	301
15-3	Segment Lighting Timing	324
16-1	Interrupt Source List	336
16-2	Various Flags Corresponding to Interrupt Request Sources	339
16-3	Times from Maskable Interrupt Request Generation to Interrupt Servicing	350
16-4	Interrupt Request Enabled for Multiple Interrupt During Interrupt Servicing	353
17-1	HALT Mode Operating Status	361
17-2	Operation After HALT Mode Release	363
17-3	STOP Mode Operating Status	364
17-4	Operation After STOP Mode Release	366
18-1	Hardware Status After Reset	369
19-1	Differences Between μPD78P0208 and Mask ROM Versions	371
19-2	Internal Memory Size Switching Register Setting Values	373
19-3	Internal Expansion RAM Size Switching Register Setting Values	374
19-4	PROM Programming Operating Modes	375
20-1	Operand Identifiers and Description Methods	384
A-1	Major Differences Between μ PD78044H, 780228, and 780208 Subseries	398
B-1	Method for Upgrading from Former In-Circuit Emulator for 78K/0 Series to IE-78001-R-A	408
B-2	Distance Between IE System and Conversion Adapter	411

CHAPTER 1 OUTLINE

1.1 Features

O Internal high-capacity ROM and RAM

	Item	Program	Memory	Data Memory					
	Part Number	ROM	PROM	Internal High- Speed RAM	Buffer RAM	VFD Display RAM	Internal Expansion RAM		
*	μPD780204 μPD780204A	32 KB	_	1024 bytes	64 bytes	80 bytes	None		
*	μPD780205 μPD780205A	40 KB	_						
	μPD780206	48 KB	_				1024 bytes		
	μPD780208	60 KB	_						
	μPD78P0208	_	60 KB ^{Note 1}				1024 bytes ^{Note 2}		

Notes 1. 32, 40, 48, or 60 KB can be selected by setting the internal memory size switching register (IMS).

- 2. 0 or 1024 bytes can be selected by setting the internal expansion RAM size switching register (IXS).
- O Minimum instruction execution time can be changed from high speed (0.4 μ s: @ 5.0 MHz operation with main system clock) to ultra-low speed (122 μ s: @ 32.768 kHz operation with subsystem clock)
- 74 I/O ports
- O VFD controller/driver: 53 display outputs in total
 - Segments: 9 to 40Digits: 2 to 16
- 8-bit resolution A/D converter: 8 channels
 Power supply voltage (AVDD = 4.0 to 5.5 V)
- O Serial interface: 2 channels
 - 3-wire serial I/O/SBI/2-wire serial I/O mode: 1 channel
 - 3-wire serial I/O mode (automatic transmit/receive function): 1 channel
- O Timer: 5 channels
 - 16-bit timer/event counter: 1 channel8-bit timer/event counter: 2 channels
- Watch timer: 1 channel
 Watchdog timer: 1 channel
 15 vectored interrupt sources
- One test input
- O Two types of on-chip clock oscillators (for main and subsystem clocks)
- \bigcirc Power supply voltage: V_{DD} = 2.7 to 5.5 V

1.2 Applications

Compact home stereo sets, cassette decks, tuners, CD players, VCRs, etc.

1.3 Ordering Information

	Part Number	Package	Internal ROM
	μPD780204GF-xxx-3BA	100-pin plastic QFP (14 x 20)	Mask ROM
*	μ PD780204AGF-xxx-3BA	100-pin plastic QFP (14 x 20)	Mask ROM
	μ PD780205GF-xxx-3BA	100-pin plastic QFP (14 x 20)	Mask ROM
*	μ PD780205AGF-xxx-3BA	100-pin plastic QFP (14 x 20)	Mask ROM
	μ PD780206GF-xxx-3BA	100-pin plastic QFP (14 x 20)	Mask ROM
	μ PD780208GF-xxx-3BA	100-pin plastic QFP (14 x 20)	Mask ROM
	μ PD78P0208GF-3BA	100-pin plastic QFP (14 x 20)	One-time PROM

Remark xxx indicates ROM code suffix.

1.4 Quality Grade

	Part Number	Package	Quality Grade
	μ PD780204GF-xxx-3BA	100-pin plastic QFP (14 x 20)	Standard
*	μ PD780204AGF-xxx-3BA	100-pin plastic QFP (14 x 20)	Standard
	μ PD780205GF-xxx-3BA	100-pin plastic QFP (14 x 20)	Standard
*	μ PD780205AGF-xxx-3BA	100-pin plastic QFP (14 x 20)	Standard
	μ PD780206GF-xxx-3BA	100-pin plastic QFP (14 x 20)	Standard
	μ PD780208GF-xxx-3BA	100-pin plastic QFP (14 x 20)	Standard
	μ PD78P0208GF-3BA	100-pin plastic QFP (14 x 20)	Standard


Remark xxx indicates ROM code suffix.

1.5 Pin Configuration (Top View)

(1) Normal operating mode

• 100-pin plastic QFP (14 x 20)

 μ PD780204GF-xxx-3BA, 780204AGF-xxx-3BA, 780205GF-xxx-3BA, 780205AGF-xxx-3BA, μ PD780206GF-xxx-3BA, 780208GF-xxx-3BA, 78P0208GF-3BA



Cautions 1. Connect the IC (Internally Connected) pin directly to Vss.

- 2. Connect the AVDD pin to VDD.
- 3. Connect the AVss pin to Vss.

Remark The pin connection in parentheses is intended for the μ PD78P0208.

CHAPTER 1 OUTLINE

ANI0 to ANI7: Analog input P110 to P117: Port 11 AV $_{DD}$: Analog power supply P120 to P127: Port 12

AVREF: Analog reference voltage PCL: Programmable clock

AVss: Analog ground RESET: Reset SB0, SB1: BUSY: Serial bus Busy SCK0, SCK1: Serial clock BUZ: Buzzer clock FIP0 to FIP52: Fluorescent indicator panel SI0, SI1: Serial input IC: Internally connected SO0, SO1: Serial output

INTP0 to INTP3: External interrupt input STB: Strobe P00 to P04: Port 0 TI0 to TI2: Timer input P10 to P17: Port 1 TO0 to TO2: Timer output P20 to P27: Port 2 V_{DD}: Power supply


P30 to P37: Port 3 VLOAD: Negative power supply
P70 to P74: Port 7 VPP: Programming power supply

P80 to P87: Port 8 Vss: Ground

P90 to P97: Port 9 X1, X2: Crystal (main system clock)
P100 to P107: Port 10 XT1, XT2: Crystal (subsystem clock)

(2) PROM programming mode

• 100-pin plastic QFP (14 x 20) μPD78P0208GF-3BA



Cautions 1. (L): Connect independently to Vss via a pull-down resistor.

(D): Connect via a driver.
 Vss: Connect to ground.
 RESET: Set to low level.

5. Open: Do not connect to anything.


A0 to A16: Address bus \overline{OE} : Output enable VDD: Power supply

CE: Chip enable PGM: Program VPP: Programming power supply

D0 to D7: Data bus RESET: Reset Vss: Ground

1.6 78K/0 Series Lineup

The 78K/0 Series product lineup is illustrated below. The part numbers in boxes indicate subseries names.



Remark VFD (Vacuum Fluorescent Display) is referred to as FIPTM (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.


The following lists the main functional differences between subseries products.

• Non-Y subseries

	Function	ROM Capacity		Tin	ner		8-Bit	10-Bit	8-Bit	Serial Interface	I/O	V _{DD}	External
Subseries	Name	(Bytes)	8-Bit	16-Bit	Watch	WDT	A/D	A/D	D/A			Value	Expansion
Control	μPD78075B	32 K to 40 K	4 ch	1 ch	1 ch	1 ch	8 ch	_	2 ch	3 ch (UART: 1 ch)	88	1.8 V	√
	μPD78078	48 K to 60 K											
	μPD78070A	_									61	2.7 V	
	μPD780058	24 K to 60 K	2 ch							3 ch (time-division UART: 1 ch)	68	1.8 V	
	μPD78058F	48 K to 60 K								3 ch (UART: 1 ch)	69	2.7 V	
	μPD78054	16 K to 60 K										2.0 V	
	μPD780065	40 K to 48 K							_	4 ch (UART: 1 ch)	60	2.7 V	
	μPD780078	48 K to 60 K		2 ch			-	8 ch		3 ch (UART: 2 ch)	52	1.8 V	
	μPD780034A	8 K to 32 K		1 ch						3 ch (UART: 1 ch)	51		
	μPD780024A						8 ch	_					
	μPD780034AS						_	4 ch			39		-
	μ PD780024AS						4 ch	_					
	μPD78014H						8 ch			2 ch	53		√
	μPD78018F	8 K to 60 K											
	μPD78083	8 K to 16 K		_	_					1 ch (UART: 1 ch)	33		-
Inverter control	μPD780988	16 K to 60 K	3 ch	Note	ı	1 ch	-	8 ch	-	3 ch (UART: 2 ch)	47	4.0 V	√
VFD	μPD780208	32 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	_	_	2 ch	74	2.7 V	_
drive	μPD780232	16 K to 24 K	3 ch	_	ı		4 ch				40	4.5 V	
	μPD78044H	32 K to 48 K	2 ch	1 ch	1 ch		8 ch			1 ch	68	2.7 V	
	μPD78044F	16 K to 40 K								2 ch			
LCD	μPD780354	24 K to 32 K	4 ch	1 ch	1 ch	1 ch		8 ch	_	3 ch (UART: 1 ch)	66	1.8 V	-
drive	μPD780344						8 ch	_					
	μPD780338	48 K to 60 K	3 ch	2 ch			_	10 ch	1 ch	2 ch (UART: 1 ch)	54		
	μPD780328										62		
	μPD780318										70		
	μPD780308	48 K to 60 K	2 ch	1 ch			8 ch	-	_	3 ch (time-division UART: 1 ch)	57	2.0 V	
	μPD78064B	32 K								2 ch (UART: 1 ch)			
	μPD78064	16 K to 32 K											
Bus	μPD780948	60 K	2 ch	2 ch	1 ch	1 ch	8 ch	_	_	3 ch (UART: 1 ch)	79	4.0 V	√
interface	μPD78098B	40 K to 60 K		1 ch					2 ch		69	2.7 V	_
supported	μPD780816	32 K to 60 K		2 ch			12 ch		_	2 ch (UART: 1 ch)	46	4.0 V	
Meter control	μPD780958	48 K to 60 K	4 ch	2 ch	-	1 ch	-	-	_	2 ch (UART: 1 ch)	69	2.2 V	_
Dash-	μPD780852	32 K to 40 K	3 ch	1 ch	1 ch	1 ch	5 ch	_	_	3 ch (UART: 1 ch)	56	4.0 V	_
board control	μPD780828B	32 K to 60 K									59		

Note 16-bit timer: 2 channels 10-bit timer: 1 channel

1.7 Block Diagram



Remarks 1. The internal ROM and RAM capacities vary depending on the product.

2. Pin names in parentheses only apply to the μ PD78P0208.

1.8 Overview of Functions

Part Number Item		μPD780204 μPD780204A	μPD780205 μPD780205 <i>A</i>	μPD780206	μPD780208	μPD78P0208	
Internal memory	ROM	Mask ROM				One-time PROM	
		32 KB ^{Note 1}	40 KB ^{Note 1}	48 KB	60 KB	60 KB ^{Note 2}	
	High-speed RAM	1024 bytes	1	-			
	Expansion RAM	- 1024 bytes				1024 bytes ^{Note 3}	
	Buffer RAM	64 bytes					
	VFD display RAM	80 bytes					
General-purp	oose registers	8 bits x 8 x 4	banks				
Minimum instruction	With main system clock selected	0.4 μ s/0.8 μ s/1.6 μ s/3.2 μ s/6.4 μ s (when operated at 5.0 MHz)					
execution time	With subsystem clock selected	122 μ s (when operated at 32.768 kHz)					
Instruction set		 16-bit operation Multiply/divide (8 bits x 8 bits, 16 bits ÷ 8 bits) Bit manipulation (set, reset, test, and Boolean operation) BCD adjust, and other related operations 					
I/O ports (including VFD pins)		Total: CMOS inpr CMOS I/O: N-ch open- P-ch open-	ut: : -drain I/O:	74 pins 2 pins 27 pins 5 pins 24 pins 16 pins			
VFD controller/driver		Total of displa Segments: Digits:	•	53 pins 9 to 40 pins 2 to 16 pins			
A/D converter		 8-bit resolution x 8 channels Power supply voltage: AVDD = 4.0 to 5.5 V 					
Serial interface		3-wire serial I/O/SBI/2-wire serial I/O mode selection possible: 1 channel 3-wire serial I/O mode (maximum 64-byte on-chip automatic transmit/receive function): 1 channel					

* Notes 1. The initial value of the internal memory size switching register (IMS) in the μPD780204A and 780205A is fixed to CFH (60 KB), regardless of the internal memory capacity. Therefore, set the values shown below for each product before use.

 μ PD780204A: C8H (32 KB) μ PD780205A: CAH (40 KB)

- 2. 32, 40, 48, or 60 KB can be selected by the internal memory size switching register (IMS).
- 3. 0 or 1024 bytes can be selected by the internal expansion RAM size switching register (IXS).

Item	Part Number	μPD780204 μPD780204A	μPD780205 μPD780205A	μPD780206	μPD780208	μPD78P0208		
Timer		16-bit timer/event counter: 1 channel 8-bit timer/event counter: 2 channels Watch timer: 1 channel Watchdog timer: 1 channel						
Timer outpu	t	3 outputs (14-	3 outputs (14-bit PWM generation possible from one output)					
Clock output		19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz (@ 5.0 MHz operation with main system clock) 32.768 kHz (@ 32.768 kHz operation with subsystem clock)						
Buzzer outp	Buzzer output		1.2 kHz, 2.4 kHz, 4.9 kHz (@ 5.0 MHz operation with main system clock)					
Vectored Maskable interrupts interrupt		Internal: 9, external: 4						
sources	Non-maskable interrupts	Internal: 1						
	Software interrupts	1						
Test input		Internal: 1						
Power supply voltage		V _{DD} = 2.7 to 5.5 V						
Package		100-pin plastic QFP (14 x 20)						

1.9 Mask Options

The mask ROM versions (μ PD780204, μ PD780204A, μ PD780205, μ PD780205A, μ PD780206, and μ PD780208) have mask options. By specifying the mask options when ordering, the pull-up resistors and pull-down resistors listed in Table 1-1 can be incorporated. When these resistors are necessary, the number of external components and mounting space can be saved by utilizing the mask options.

Table 1-1 shows the mask options provided in the μ PD780208 Subseries products.

Table 1-1. Mask Options in Mask ROM Versions

Pin Name	Mask Option		
P30/TO0 to P32/TO2, P33/TI1, P34/TI2, P35/PCL, P36/BUZ, P37	On-chip pull-down resistor can be specified in 1-bit units.		
P70 to P74	On-chip pull-up resistor can be specified in 1-bit units.		
FIP0 to FIP12	On-chip pull-down resistor can be specified in 1-bit units.		
P80/FIP13 to P87/FIP20, P90/FIP21 to P97/FIP28, P100/FIP29 to P107/FIP36, P110/FIP37 to P117/FIP44, P120/FIP45 to P127/FIP52	On-chip pull-down resistor can be specified in 1-bit units. The connect destination of a pull-down resistor can be specified for VLOAD or Vss in 4-bit units from P80.		

★ Caution Adjust the number of pull-down resistors so that the total power dissipation (refer to 15.10
 Calculating Total Power Dissipation) is not exceeded.

CHAPTER 2 PIN FUNCTIONS

2.1 Pin Function List

2.1.1 Normal operating mode pins

(1) Port pins (1/2)

Pin Name	I/O	Function			Alternate Function
P00	Input	Port 0.	Input only	Input	INTP0/TI0
P01	I/O	5-bit I/O port.	Input/output can be specified in 1-bit units. If used as an input port, use of an on-chip pull-up resistor can be specified by software settings.	Input	INTP1
P02					INTP2
P03					INTP3
P04Note 1	Input		Input only	Input	XT1
P10 to P17	I/O	Port 1. 8-bit I/O port. Input/output can be specifi If used as an input port, us specified by software setting	se of an on-chip pull-up resistor can be	Input	ANI0 to ANI7
P20	I/O	Port 2.		Input	SI1
P21		8-bit I/O port.	ed in 1-bit units. use of an on-chip pull-up resistor can be		SO1
P22		1			SCK1
P23		specified by software settings.		STB	
P24					BUSY
P25					SI0/SB0
P26					SO0/SB1
P27					SCK0
P30	I/O	Port 3.		Input	TO0
P31		8-bit I/O port.	y.		TO1
P32		Input/output can be specified in 1-bit units. LEDs can be driven directly. If used as an input port, use of an on-chip pull-up resistor can be specified by software settings.			TO2
P33					TI1
P34				TI2	
P35			n mask ROM versions, use of an on-chip pull-down resistor can be pecified in 1-bit units with the mask option.		PCL
P36					BUZ
P37					_

- **Notes 1.** When the P04/XT1 pin is used as an input port, set bit 6 (FRC) of the processor clock control register (PCC) to 1 (do not use the feedback resistor contained in the subsystem clock oscillator).
 - 2. When the P10/ANI0 to P17/ANI7 pins are used as analog inputs of the A/D converter, set port 1 to the input mode. In this case, its on-chip pull-up resistor will be automatically disabled.

(1) Port pins (2/2)

Pin Name	I/O	Function	After	Alternate Function
P70 to P74	I/O	Port 7. N-ch open-drain 5-bit I/O port. LEDs can be driven directly. Input/output can be specified in 1-bit units. In mask ROM versions, use of an on-chip pull-up resistor can be specified in 1-bit units with the mask option.	Input	
P80 to P87	Output	Port 8. P-ch open-drain 8-bit high-withstanding-voltage output port. LEDs can be driven directly. In mask ROM versions, use of an on-chip pull-down resistor can be specified in 1-bit units with the mask option (connection to VLOAD or Vss is specifiable in 4-bit units).	Output	FIP13 to FIP20
P90 to P97	Output	Port 9. P-ch open-drain 8-bit high-withstanding-voltage output port. LEDs can be driven directly. In mask ROM versions, use of an on-chip pull-down resistor can be specified in 1-bit units with the mask option (connection to VLOAD or Vss is specifiable in 4-bit units).	Output	FIP21 to FIP28
P100 to P107	I/O	Port 10. P-ch open-drain 8-bit high-withstanding-voltage I/O port. Input/output can be specified in 1-bit units. LEDs can be driven directly. In mask ROM versions, use of an on-chip pull-down resistor can be specified in 1-bit units with the mask option (connection to VLOAD or Vss is specifiable in 4-bit units).	Input	FIP29 to FIP36
P110 to P117	I/O	Port 11. P-ch open-drain 8-bit high-withstanding-voltage I/O port. Input/output can be specified in 1-bit units. LEDs can be driven directly. In mask ROM versions, use of an on-chip pull-down resistor can be specified in 1-bit units with the mask option (connection to VLOAD or Vss is specifiable in 4-bit units).	Input	FIP37 to FIP44
P120 to P127	I/O	Port 12. P-ch open-drain 8-bit high-withstanding-voltage I/O port. Input/output can be specified in 1-bit units. LEDs can be driven directly. In mask ROM versions, use of an on-chip pull-down resistor can be specified in 1-bit units with the mask option (connection to VLOAD or Vss is specifiable in 4-bit units).	Input	FIP45 to FIP52

(2) Non-port pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request inputs for which the valid edges (rising		P00/TI0
INTP1		edge, falling edge, or both rising and falling edges) can be specified.		P01
INTP2				P02
INTP3		External interrupt request input with falling edge detection		P03
SI0	Input	Serial interface serial data input	Input	P25/SB0
SI1				P20
SO0	Output	Serial interface serial data output	Input	P26/SB1
SO1				P21
SB0	I/O	Serial interface serial data input/output	Input	P25/SI0
SB1	-			P26/SO0
SCK0	I/O	Serial interface serial clock input/output	Input	P27
SCK1				P22
STB	Output	Serial interface automatic transmit/receive strobe output	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input	Input	P24
TI0	Input	Input of external count clock to 16-bit timer (TM0)	Input	P00/INTP0
TI1		Input of external count clock to 8-bit timer (TM1)		P33
TI2		Input of external count clock to 8-bit timer (TM2)		P34
TO0	Output	16-bit timer (TM0) output (also used for 14-bit PWM output)	Input	P30
TO1		8-bit timer (TM1) output 8-bit timer (TM2) output		P31
TO2				P32
PCL	Output	Clock output (for trimming main system clock and subsystem clock)	Input	P35
BUZ	Output	Buzzer output	Input	P36
FIP0 to FIP12	Output	High withstanding voltage and high current output for VFD controller/driver display output. In mask ROM versions, use of an on-chip pull-down resistor can be specified with the mask option. The μ PD78P0208 has on-chip pull-down resistors (connected to VLOAD).	Output	_
FIP13 to FIP20	Output	High withstanding voltage and high current output for VFD controller/	Output	P80 to P87
FIP21 to FIP28		driver display output. In mask ROM versions, use of an on-chip pull-down resistor can be specified with the mask option. The μ PD78P0208 has no on-chip pull-down resistors.		P90 to P97
FIP29 to FIP36			Input	P100 to P107
FIP37 to FIP44				P110 to P117
FIP45 to FIP52				P120 to P127
VLOAD	_	Pull-down resistor connection for VFD controller/driver	_	_
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
AVREF	Input	A/D converter reference voltage input	_	_
AVDD	_	A/D converter analog power supply. Connect to VDD.	_	_
AVss	_	A/D converter ground potential. Connect to Vss.	_	_
RESET	Input	System reset input	_	_

(2) Non-port pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
X1	Input	Crystal resonator connection for main system clock oscillation	_	_
X2	_		_	_
XT1	Input	Crystal resonator connection for subsystem clock oscillation	Input	P04
XT2	_		_	_
V _{DD}	_	Positive power supply	_	_
V _{PP}	_	High-voltage application for program write/verify. Connect directly to Vss in normal operation mode.	_	_
Vss	_	Ground potential	_	_
IC	_	Internally connected. Connect directly to Vss.	_	_

2.1.2 PROM programming mode pins (μ PD78P0208 only)

Pin Name	I/O	Function
RESET	Input	PROM programming mode setting. When +5 V or +12.5 V is applied to the VPP pin or a low-level voltage is applied to the RESET pin, the PROM programming mode is set.
V _{PP}	Input	High-voltage application for PROM programming mode setting and program write/verify
A0 to A16	Input	Address bus
D0 to D7	I/O	Data bus
CE	Input	PROM enable input/program pulse input
ŌĒ	Input	Read strobe input to PROM
PGM	Input	Program/program inhibit input in PROM programming mode
V _{DD}	_	Positive power supply
Vss	_	Ground potential

2.2 Description of Pin Functions

2.2.1 P00 to P04 (Port 0)

These pins constitute a 5-bit I/O port. Besides serving as I/O port pins, they function as external interrupt request inputs, an external count clock input to the timer, a capture trigger signal input, and crystal resonator connection for subsystem clock oscillation.

The following operating modes can be specified in 1-bit units.

(1) Port mode

P00 and P04 function as input-only port pins and P01 to P03 function as I/O port pins.

P01 to P03 can be specified in input or output mode in 1-bit units using port mode register 0 (PM0). When they are used as input port pins, an on-chip pull-up resistor can be used by setting the pull-up resistor option register (PUO).

(2) Control mode

P00 to P04 function as external interrupt request inputs, an external count clock input to the timer, and crystal connection for subsystem clock oscillation.

(a) INTP0 to INTP3

INTP0 to INTP2 are external interrupt request input pins for which valid edges can be specified (rising edge, falling edge, and both rising and falling edges). INTP0 becomes a 16-bit timer/event counter capture trigger signal input pin with a valid edge input. INTP3 becomes a falling edge detection external interrupt request input pin.

(b) TI0

TIO is a pin for inputting the external count clock to the 16-bit timer/event counter.

(c) XT1

Crystal connection pin for subsystem clock oscillation

2.2.2 P10 to P17 (Port 1)

These pins constitute an 8-bit I/O port. Besides serving as I/O port pins, they function as A/D converter analog inputs.

The following operating modes can be specified in 1-bit units.

(1) Port mode

P10 to P17 function as an 8-bit I/O port. They can be specified in input or output mode in 1-bit units using port mode register 1 (PM1). When they are used as input port pins, an on-chip pull-up resistor can be used by setting the pull-up resistor option register (PUO).

(2) Control mode

P10 to P17 function as A/D converter analog input pins (ANI0 to ANI7). The on-chip pull-up resistors are automatically disabled when the pins are specified for analog input.

2.2.3 P20 to P27 (Port 2)

These pins constitute an 8-bit I/O port. Besides serving as I/O port pins, they function as serial interface data I/O, clock I/O, automatic transmit/receive busy input, and strobe output pins.

The following operating modes can be specified in 1-bit units.

(1) Port mode

P20 to P27 function as an 8-bit I/O port. They can be specified in input or output mode in 1-bit units using port mode register 2 (PM2). When they are used as input port pins, an on-chip pull-up resistor can be used by setting the pull-up resistor option register (PUO).

(2) Control mode

P20 to P27 function as serial interface data I/O, clock I/O, automatic transmit/receive busy input, and strobe output pins.

(a) SI0, SI1, SO0, SO1

Serial interface serial data I/O pins

(b) SCK0 and SCK1

Serial interface serial clock I/O pins

(c) SB0 and SB1

NEC Electronics standard serial bus interface I/O pins

(d) BUSY

Serial interface automatic transmit/receive busy input pin

(e) STB

Serial interface automatic transmit/receive strobe output pin

Caution If port 2 is used as serial interface pins, the I/O and output latches must be set according to the function. For the setting method, refer to Figure 13-3 Format of Serial Operating Mode Register 0 and Figure 14-3 Format of Serial Operating Mode Register 1.

2.2.4 P30 to P37 (Port 3)

These pins constitute an 8-bit I/O port. Besides serving as I/O port pins, they function as timer I/O, clock output, and buzzer output pins.

In mask ROM versions, use of pull-down resistors can be specified with the mask option.

Port 3 can drive LEDs directly.

The following operating modes can be specified in 1-bit units.

(1) Port mode

P30 to P37 function as an 8-bit I/O port. They can be specified in input or output mode in 1-bit units using port mode register 3 (PM3). When they are used as input port pins, an on-chip pull-up resistor can be used by setting the pull-up resistor option register (PUO).

(2) Control mode

P30 to P37 function as timer I/O, clock output, and buzzer output pins.

(a) TI1 and TI2

Pins for external count clock input to the 8-bit timer/event counter.

(b) TO0 to TO2

Timer output pins

(c) PCL

Clock output pin

(d) BUZ

Buzzer output pin

2.2.5 P70 to P74 (Port 7)

These pins constitute a 5-bit I/O port. They can be specified in input or output mode in 1-bit units using port mode register 7 (PM7).

Port 7 can drive LEDs directly.

P70 to P74 are N-ch open-drain outputs. In mask ROM versions, use of pull-up resistors can be specified with the mask option.

2.2.6 P80 to P87 (Port 8)

These pins constitute an 8-bit output-only port. Besides serving as output port pins, they function as display outputs for the VFD controller/driver.

Port 8 can drive LEDs directly.

The following operating modes can be specified in 1-bit units.

(1) Port mode

P80 to P87 function as an 8-bit output-only port.

P80 to P87 are P-ch open-drain outputs. In mask ROM versions, use of pull-down resistors can be specified with the mask option.

(2) Control mode

P80 to P87 function as the display output pins of the VFD controller/driver (FIP13 to FIP20).

2.2.7 P90 to P97 (Port 9)

These pins constitute an 8-bit output-only port. Besides serving as output port pins, they function as display outputs for the VFD controller/driver.

Port 9 can drive LEDs directly.

The following operating modes can be specified in 1-bit units.

(1) Port mode

P90 to P97 function as an 8-bit output-only port.

P90 to P97 are P-ch open-drain outputs. In mask ROM versions, use of pull-down resistors can be specified with the mask option.

(2) Control mode

P90 to P97 function as the display output pins of the VFD controller/driver (FIP21 to FIP28).

2.2.8 P100 to P107 (Port 10)

These pins constitute an 8-bit I/O port. Besides serving as I/O port pins, they function as display outputs for the VFD controller/driver.

Port 10 can drive LEDs directly.

The following operating modes can be specified in 1-bit units.

(1) Port mode

P100 to P107 function as an 8-bit I/O port. They can be specified in input or output mode in 1-bit units using port mode register 10 (PM10).

P100 to P107 are P-ch open-drain outputs. In mask ROM versions, use of pull-down resistors can be specified with the mask option.

(2) Control mode

P100 to P107 function as display output pins for the VFD controller/driver (FIP29 to FIP36).

2.2.9 P110 to P117 (Port 11)

These pins constitute an 8-bit I/O port. Besides serving as I/O port pins, they function as display outputs for the VFD controller/driver.

Port 11 can drive LEDs directly.

The following operating modes can be specified in 1-bit units.

(1) Port mode

P110 to P117 function as an 8-bit I/O port. They can be specified in input or output mode in 1-bit units using port mode register 11 (PM11).

P110 to P117 are P-ch open-drain outputs. In mask ROM versions, use of pull-down resistors can be specified with the mask option.

(2) Control mode

P110 to P117 function as display output pins for the VFD controller/driver (FIP37 to FIP44).

2.2.10 P120 to P127 (Port 12)

These pins constitute an 8-bit I/O port. Besides serving as I/O port pins, they function as display outputs for the VFD controller/driver.

Port 12 can drive LEDs directly.

The following operating modes can be specified in 1-bit units.

(1) Port mode

P120 to P127 function as an 8-bit I/O port. They can be specified in input or output mode in 1-bit units using port mode register 12 (PM12).

P120 to P127 are P-ch open-drain outputs. In mask ROM versions, use of pull-down resistors can be specified with the mask option.

(2) Control mode

P120 to P127 function as display output pins for the VFD controller/driver (FIP45 to FIP52).

2.2.11 FIP0 to FIP12

These are display output pins for the VFD controller/driver.

FIP0 to FIP12 are P-ch open-drain outputs. In mask ROM versions, use of pull-down resistors can be specified with the mask option. The μ PD78P0208 contains pull-down resistors at FIP0 to FIP12 (connected to VLOAD).

* 2.2.12 VLOAD

This is the pull-down resistor connection pin of the VFD controller/driver.

2.2.13 AVREF

The A/D converter's reference voltage should be input from this pin.

2.2.14 AVDD

This pin supplies power for A/D converter operations.

Always make this pin the same potential as the VDD pin even if the A/D converter is not used.

2.2.15 AVss

This pin is the ground for the A/D converter.

Always make this pin the same potential as the Vss pin even if the A/D converter is not used.

2.2.16 **RESET**

This is an active-low system reset input pin.

2.2.17 X1 and X2

These are crystal resonator connection pins for main system clock oscillation.

For external clock supply, input the clock to X1 and its inverted signal to X2.

2.2.18 XT1 and XT2

These are crystal resonator connection pins for subsystem clock oscillation.

For external clock supply, input the clock to XT1 and its inverted signal to XT2.

2.2.19 VDD

This is the positive power supply pin.

2.2.20 Vss

This is the ground potential pin.

2.2.21 V_{PP} (μPD78P0208 only)


A high-voltage should be applied to this pin during PROM programming mode setting and in program write/verify mode. Connect directly to Vss in normal operation mode.

2.2.22 IC (mask ROM version only)

The IC (Internally Connected) pin sets a test mode in which the μ PD780204, 780204A, 780205, 780205A, 780206, and 780208 are tested before shipment. In normal operation mode, connect the IC pin directly to the Vss pin with as short a wiring length as possible.

If there is a potential difference between the IC and Vss pins because the wiring length between the IC and Vss pins is too long, or external noise is superimposed on the IC pin, the user program may not run correctly.

• Directly connect the IC pin to the Vss pin.



2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

Table 2-1 shows the I/O circuit types of pins and the recommended connections of unused pins. Refer to Figure 2-1 for the configuration of the I/O circuit of each type.

Table 2-1. Types of Pin I/O Circuits (1/2)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00/INTP0/TI0	2	Input	Connect to Vss.
P01/INTP1	8-A	I/O	Input: Independently connect to Vss via a resistor.
P02/INTP2			Output: Leave open.
P03/INTP3			
P04/XT1	16	Input	Connect to V _{DD} or V _{SS} .
P10/ANI0 to P17/ANI7	11	I/O	Input: Independently connect to VDD or Vss via a resistor.
P20/SI1	8-A		Output: Leave open.
P21/SO1	5-A		
P22/SCK1	8-A		
P23/STB	5-A		
P24/BUSY	8-A		
P25/SI0/SB0	10-A		
P26/SO0/SB1			
P27/SCK0			
Mask ROM version			
P30/TO0	5-C	I/O	Input: Independently connect to VDD or Vss via a resistor Note.
P31/TO1			Output: Leave open.
P32/TO2			
P33/TI1	8-B		
P34/TI2			
P35/PCL	5-C		
P36/BUZ			
P37			

Note Leave open when an on-chip pull-down resistor is specified by the mask option.


*

Table 2-1. Types of Pin I/O Circuits (2/2)

Pin Name	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
μPD78P0208			
P30/TO0	5-A	I/O	Input: Independently connect to VDD or Vss via a resistor.
P31/TO1	1		Output: Leave open.
P32/TO2			
P33/TI1	8-A		
P34/TI2			
P35/PCL	5-A		
P36/BUZ	1		
P37			
Mask ROM version	'		
P70 to P74	13-B	I/O	Input: Independently connect to V _{DD} or V _{SS} via a resistor ^{Note} . Output: Leave open.
FIP0 to FIP12	14-A	Output	Leave open.
P80/FIP13 to P87/FIP20			
P90/FIP21 to P97/FIP28			
P100/FIP29 to P107/FIP36	15-C	I/O	Input: Independently connect to VDD or Vss via a resistor Note.
P110/FIP37 to P117/FIP44			Output: Leave open.
P120/FIP45 to P127/FIP52			
IC	_	_	Connect directly to Vss.
μPD78P0208			
P70 to P74	13-D	I/O	Input: Independently connect to VDD or Vss via a resistor. Output: Leave open.
FIP0 to FIP12	14	Output	Leave open.
P80/FIP13 to P87/FIP20	14-B	Output	Leave open.
P90/FIP21 to P97/FIP28			
P100/FIP29 to P107/FIP36	15-B	I/O	Input: Independently connect to VDD or Vss via a resistor.
P110/FIP37 to P117/FIP44			Output: Leave open.
P120/FIP45 to P127/FIP52			
V _{PP}	_	_	Connect directly to Vss.
RESET	2	Input	_
XT2	16	_	Leave open.
AVREF	_		Connect directly to Vss.
AV _{DD}			Connect directly to V _{DD} .
AVss			Connect directly to Vss.
VLOAD]		

Note Leave open when an on-chip pull-up or pull-down resistor is specified by the mask option.

Figure 2-1. Pin I/O Circuits (1/3)



+V_{DD} Type 14 Type 11 Pull-up P-ch enable $V_{\text{DD}} \\$ V_{DD} V_{DD} Data P-ch -⊙IN/OUT Output ←N-ch Data -○ OUT disable Comparator - N-ch VREF (Threshold voltage) O V_{LOAD} Input enable Type 13-B Type 14-A $V_{\text{DD}} \\$ Mask V_{DD} V_{DD} option -○ IN/OUT Data N-ch Output disable - P-ch V_{DD} - OUT Data Mask option - N-ch $\overline{\mathsf{RD}}$ -O VLOAD Mask option Middle-voltage input buffer Type 14-B Type 13-D O IN/OUT V_{DD} V_{DD} Data Output disable P-ch P-ch V_{DD} Data OUT ○ $\overline{\mathsf{RD}}$ - N-ch Middle-voltage input buffer

Figure 2-1. Pin I/O Circuits (2/3)




Figure 2-1. Pin I/O Circuits (3/3)

CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

Each product of the μ PD780208 Subseries accesses a memory space of 64 KB. Figures 3-1 to 3-5 show memory maps.

* Caution The initial values of the internal memory size switching register (IMS) in the μPD780204A, 780205A, and 78P0208 are fixed to CFH, regardless of the internal memory capacity. Therefore, set the values shown below for each product before use.

 μ PD780204A: C8H μ PD780205A: CAH

 μ PD78P0208: Value corresponding to mask ROM version




Figure 3-1. Memory Map (μ PD780204 and μ PD780204A)




Figure 3-2. Memory Map (μ PD780205 and μ PD780205A)




Figure 3-3. Memory Map (*μ***PD780206)**




Figure 3-4. Memory Map (μ PD780208)




Figure 3-5. Memory Map (*μ***PD78P0208)**

3.1.1 Internal program memory space

The internal program memory space stores programs and table data. Normally, this space is addressed using the program counter (PC).

Each product in the μ PD780208 Subseries contains internal ROM (or PROM) with the capacity shown below.

Table 3-1. Internal ROM Capacity

Part Number	Internal ROM				
Part Number	Configuration	Capacity			
μPD780204 μPD780204A	Mask ROM	32768 x 8 bits			
μPD780205 μPD780205A	Mask ROM	40960 x 8 bits			
μPD780206	Mask ROM	49152 x 8 bits			
μPD780208	Mask ROM	61440 x 8 bits			
μPD78P0208	PROM	61440 x 8 bits			

The following areas are allocated to the internal program memory space.

(1) Vector table area

The 64-byte area 0000H to 003FH is reserved as vector table area. Program start addresses for branch upon RESET input or interrupt request generation are stored in the vector table area. Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

Table 3-2. Vector Table

Vector Table Address	Interrupt Source	Vector Table Address	Interrupt Source
0000H	RESET input	0010H	INTCSI1
0004H	INTWDT	0012H	INTTM3
0006H	INTP0	0014H	INTTM0
0008H	INTP1	0016H	INTTM1
000AH	INTP2	0018H	INTTM2
000CH	INTP3	001AH	INTAD
000EH	INTCSI0	001CH	INTKS
		003EH	BRK instruction

(2) CALLT instruction table area

The 64-byte area 0040H to 007FH can store the subroutine entry address of a 1-byte call instruction (CALLT).

(3) CALLF instruction entry area

The area 0800H to 0FFFH can perform a direct subroutine call with a 2-byte call instruction (CALLF).

3.1.2 Internal data memory space

The μ PD780208 Subseries units incorporate the following RAMs.

(1) Internal high-speed RAM

Internal high-speed RAM is allocated to the 1024-byte area from FB00H to FEFFH of the μ PD780208 Subseries. Four banks of general-purpose registers, each bank consisting of eight 8-bit registers are allocated in the 32-byte area FEE0H to FEFFH.

This area cannot be used as a program area in which instructions are written and executed.

The internal high-speed RAM can also be used as a stack memory.

(2) Internal expansion RAM

Internal expansion RAM is allocated to the 1024-byte area from F400H to F7FFH of the μ PD780206, 780208, and 78P0208.

This area can also be used as a normal data area similar to the internal high-speed RAM, as well as a program area in which instructions can be written and executed.

The internal expansion RAM cannot be used as a stack memory.

(3) Buffer RAM

Buffer RAM is allocated to the 64-byte area from FAC0H to FAFFH. Buffer RAM is used for storing transmit/receive data of serial interface channel 1 (3-wire serial I/O mode with automatic transmit/receive function). When not used in the 3-wire serial I/O mode with automatic transmit/receive function, buffer RAM can be used as normal RAM.

(4) VFD display RAM

VFD display RAM is allocated to the 80-byte area from FA30H to FA7FH. VFD display RAM can also be used as normal RAM.

3.1.3 Special-function register (SFR) area

On-chip peripheral hardware special-function registers (SFRs) are allocated to the area FF00H to FFFFH (see Table 3-3 Special-Function Register List under 3.2.3 Special-function registers (SFRs)).

Caution Do not access addresses where SFRs are not assigned.

3.1.4 Data memory addressing

The method to specify the address of the instruction to be executed next or the address of a register or memory area to be manipulated when an instruction is executed is called addressing.

The address of the instruction to be executed next is specified by the program counter (PC) (for details, refer to **3.3 Instruction Address Addressing**).

To address the memory area to be manipulated when an instruction is executed, the μ PD780208 Subseries has many addressing modes to improve the operability. Especially, in the areas to which the data memory is assigned (addresses FB00H to FFFFH), the special-function registers (SFRs) and general-purpose registers can be addressed in accordance with thier function.

Data memory addressing is shown in Figures 3-6 to 3-10. For details of each addressing, refer to **3.4 Operand Address Addressing**.




Figure 3-6. Data Memory Addressing (μ PD780204 and μ PD780204A)




Figure 3-7. Data Memory Addressing (μ PD780205 and μ PD780205A)




Figure 3-8. Data Memory Addressing (μPD780206)




Figure 3-9. Data Memory Addressing (μ PD780208)




Figure 3-10. Data Memory Addressing (μPD78P0208)

3.2 Processor Registers

The μ PD780208 Subseries units incorporate the following processor registers.

3.2.1 Control registers


The control registers control the program sequence, statuses, and stack memory. The program counter (PC), program status word (PSW), and stack pointer (SP) are control registers.

(1) Program counter (PC)

The program counter is a 16-bit register which holds the address information of the next program to be executed. In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

RESET input sets the reset vector table values at addresses 0000H and 0001H to the program counter.

Figure 3-11. Program Counter Format




(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution. Program status word contents are automatically stacked upon interrupt request generation or PUSH PSW instruction execution and are automatically reset upon execution of the RETB, RETI, and POP PSW instructions.

RESET input sets the PSW to 02H.

Figure 3-12. Program Status Word Format



(a) Interrupt enable flag (IE)

This flag controls interrupt request acknowledgment operations of the CPU.

When IE = 0, the IE flag is set to the interrupt disabled (DI) status. All interrupts except non-maskable interrupts are disabled.

When IE = 1, the IE flag is set to the interrupt enabled (EI) status and interrupt request acknowledgment is controlled by an in-service priority flag (ISP), an interrupt mask flag for each interrupt source, and a priority specification flag.

This flag is reset to (0) upon DI instruction execution or interrupt request acknowledgment and is set to (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0 and RBS1)

These are 2-bit flags used to select one of the four register banks.

In these flags, the 2-bit information which indicates the register bank selected by SEL RBn instruction execution is stored.

(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flag (ISP)

This flag manages the priority of acknowledgeable maskable vectored interrupts. When ISP = 0, acknowledgment of a vectored interrupt request specified as lower priority by the priority specification flag registers (PR0L and PR0H) (refer to 16.3 (3) Priority specification flag registers (PR0L, PR0H)) is disabled. Whether the interrupt request is actually acknowledged or not is controlled by the interrupt enable flag (IE).


(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit manipulation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register used to hold the start address of the memory stack area. Only the internal high-speed RAM area (FB00H to FEFFH) can be set as the stack area.

Figure 3-13. Stack Pointer Format



The SP is decremented ahead of write (save) to the stack memory and is incremented after read (reset) from the stack memory.

Each stack operation saves/resets data as shown in Figures 3-14 and 3-15.

Caution Because RESET input makes SP contents undefined, be sure to initialize the SP before instruction execution.

Figure 3-14. Data to Be Saved to Stack Memory





Figure 3-15. Data to Be Reset from Stack Memory



3.2.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FEE0H to FEFFH) of the data memory. They consist of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can be used in pairs as a 16-bit register (AX, BC, DE, and HL).

They can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Register banks to be used for instruction execution are set using the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.

Figure 3-16. General-Purpose Register Configuration

(a) Absolute name

16-bit processing 8-bit processing **FEFFH** R7 BANK0 RP3 R6 FEF8H R5 BANK1 RP2 R4 FEF0H R3 BANK2 RP1 R2 FEE8H R1 BANK3 RP0 R0 FEE0H 15 0 7 0

(b) Function name 16-bit processing 8-bit processing **FEFFH** Н BANK0 HL L FEF8H D BANK1 DE Ε FEF0H В BANK2 BC С FEE8H Α BANK3 AXΧ FEE0H 15 7 0

3.2.3 Special-function registers (SFRs)

Unlike a general-purpose register, each special-function register has a special function. The special-function registers are allocated in the FF00H to FFFFH area.

Special-function registers can be manipulated, like general-purpose registers, with operation, transfer, and bit manipulation instructions. The manipulatable bit units, 1, 8, and 16, depend on the special-function register type. Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe the symbol reserved in the assembler for the 1-bit manipulation instruction operand (sfr.bit). This manipulation can also be specified with an address.

• 8-bit manipulation

Describe the symbol reserved in the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol reserved in the assembler for the 16-bit manipulation instruction operand (sfrp). When addressing an address, describe an even address.

Table 3-3 gives a list of special-function registers. The meaning of items in the table is as follows.

Symbol

Indicates symbols that specify the addresses of the special-function registers. The RA78K0 uses these symbols as reserved words, and the CC78K0 defines them in the header file "sfrbit.h". Symbols can be used as instruction operands if the RA78K0, ID78K0, or SD78K0 is used.

R/W

Indicates whether the corresponding special-function register can be read or written.

R/W: Read/write enable

R: Read only W: Write only

· Manipulatable bit units

√ indicates manipulatable bit units (1, 8, and 16). – indicates unmanipulatable bit units.

• After reset

Indicates each register status upon RESET input.

Table 3-3. Special-Function Register List (1/3)

Address	Special-Function Register (SFR) Name	Syı	mbol	R/W		nipulatable Bit Unit		After Reset
					1 Bit 8 Bits 16 Bit		16 Bits	
FF00H	Port 0	P0		R/W	$\sqrt{}$	√	_	00H
FF01H	Port 1	P1			√	V		
FF02H	Port 2	P2			√	√		
FF03H	Port 3	P3			√	√	_	
FF07H	Port 7	P7			√	√		
FF08H	Port 8	P8		W	√	√	_	
FF09H	Port 9	P9			√	√	_	
FF0AH	Port 10	P10		R/W	√	√	-	
FF0BH	Port 11	P11			√	√	_	
FF0CH	Port 12	P12			√	√	-	
FF10H FF11H	16-bit compare register	CR0	0		-	_	√	Undefined
FF12H FF13H	16-bit capture register	CR0	1	R	_	_	\ \ \	
FF14H FF15H	16-bit timer register	ТМО			-	_	1	0000H
FF16H	8-bit compare register 10	CR1	0	R/W	_	√	_	Undefined
FF17H	8-bit compare register 20	CR2	0		_	√	_	
FF18H	8-bit timer register 1	TMS	TM1	R	_	√	√	00H
FF19H	8-bit timer register 2		TM2		_	√		
FF1AH	Serial I/O shift register 0	SIO)	R/W	_	√	-	Undefined
FF1BH	Serial I/O shift register 1	SIO1			_	√	_	
FF1FH	A/D conversion result register	ADC	R	R	_	√	-	
FF20H	Port mode register 0	PM0		R/W	V	√	_	1FH
FF21H	Port mode register 1	PM1			√	√	-	FFH
FF22H	Port mode register 2	PM2			V	√	_	
FF23H	Port mode register 3	РМ3			√	√	-	
FF27H	Port mode register 7	PM7				√	-	1FH
FF2AH	Port mode register 10	PM1	0		√	√	_	FFH
FF2BH	Port mode register 11	PM1	1		√	√		
FF2CH	Port mode register 12	PM1	2		√	√	-	
FF40H	Timer clock select register 0	TCL	0	R/W	√	√	_	00H
FF41H	Timer clock select register 1	TCL	1		_	√	_	
FF42H	Timer clock select register 2	TCL	TCL2		_	√	-	
FF43H	Timer clock select register 3	TCL	TCL3		_	√	-	88H
FF47H	Sampling clock select register	scs			_	√	_	00H
FF48H	16-bit timer mode control register	ТМС	0		√	√	_	
FF49H	8-bit timer mode control register	ТМС	:1]	√	√	_	
FF4AH	Watch timer mode control register	ТМС	2		√	1	_	
FF4EH	16-bit timer output control register	тос	0]	√	√	_	
FF4FH	8-bit timer output control register	тос	1	1	√	√	_	

Table 3-3. Special-Function Register List (2/3)

Address	Special-Function Register (SFR) Name	Syı	Symbol			nipulat		After
						Bit Uni	_	Reset
					1 Bit	8 Bits	16 Bits	
FF60H	Serial operating mode register 0	CSIN	<i>I</i> 0	R/W	√	V	_	00H
FF61H	Serial bus interface control register	SBIC)		√	√	_	
FF62H	Slave address register	SVA				√	_	Undefined
FF63H	Interrupt timing specification register	SINT	-		√	√	_	00H
FF68H	Serial operating mode register 1	CSIN	<i>l</i> 11		√	√	_	
FF69H	Automatic data transmit/receive control register	ADT	С		√	√	_	
FF6AH	Automatic data transmit/receive address pointer	ADT	Р		_	√	_	
FF6BH	Automatic data transmit/receive interval specification register	ADTI			V	√	-	
FF80H	A/D converter mode register	ADM	l		V	√	_	01H
FF84H	A/D converter input select register	ADIS	6		_	√	_	00H
FFA0H	Display mode register 0	DSP	M0		Δ^{Note}	√	_	
FFA1H	Display mode register 1	DSP	M1		_	√	_	
FFA2H	Display mode register 2	DSP	M2		_	√	_	
FFE0H	Interrupt request flag register 0L	IF0	IF0L		√	√	√	
FFE1H	Interrupt request flag register 0H		IF0H		√	√		
FFE4H	Interrupt mask flag register 0L	MK0	MK0 MK0L		√	√	√	FFH
FFE5H	Interrupt mask flag register 0H	МКОН			√	√		
FFE8H	Priority order specification flag register 0L	PR0 PR0L			√	√	√	
FFE9H	Priority order specification flag register 0H	1	PR0H		√	√		
FFECH	External interrupt mode register	INTN	10		_	√	_	00H

Note Only bit 7 can be manipulated, and only as a read operation.

Table 3-3. Special-Function Register List (3/3)

Address	Special-Function Register (SFR) Name	Symbol	R/W	Manipulatable Bit Unit			After Reset
				1 Bit	8 Bits	16 Bits	
FFF0H	Internal memory size switching register	IMS	R/W	_	√	_	Note
FFF4H	Internal expansion RAM size switching register	IXS	W	_	√	_	Note
FFF7H	Pull-up resistor option register	PUO	R/W	√	√	_	00H
FFF9H	Watchdog timer mode register	WDTM			√	_	
FFFAH	Oscillation stabilization time select register	OSTS		_	√	_	04H
FFFBH	Processor clock control register	PCC		√	√	_	

* Note The value after resetting the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) depends on the product.

	μPD780204	μPD780204A	μPD780205	μPD780205A	μPD780206	μPD780208	μPD78P0208
IMS	C8H	CFH	CAH	CFH	ССН	CFH	CFH
IXS None			0AH				

When using the μ PD780204, 780205, 780206, and 780208, do not set any value other than that of IMS and IXS after reset.

When using the μ PD780204A, 780205A, and 78P0208, the initial values of IMS are fixed to CFH, regardless of the internal memory capacity. Therefore, set the values shown below for each product before use.

 μ PD780204A: C8H μ PD780205A: CAH

 μ PD78P0208: Value corresponding to mask ROM version

3.3 Instruction Address Addressing

An instruction address is determined by program counter (PC) contents. The PC contents are normally incremented (+1 for each byte) automatically according to the number of bytes of the instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination information is set to the PC and the program is branched by the following addressing (for details of instructions, refer to the 78K/0 Series Instructions User's Manual (U12326E)).


3.3.1 Relative addressing

[Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) and branched. The displacement value is treated as signed two's complement data (–128 to +127) and bit 7 becomes a sign bit. In other words, the range of branch in relative addressing is between –128 and +127 of the start address of the following instruction.

This function is carried out when the BR \$addr16 instruction or a conditional branch instruction is executed.

[Illustration]



When S = 0, all bits of α are 0. When S = 1, all bits of α are 1.

3.3.2 Immediate addressing

[Function]


Immediate data in the instruction word is transferred to the program counter (PC) and branched.

This function is carried out when the CALL !addr16 or BR !addr16 or CALLF !addr11 instruction is executed.


CALL !addr16 and BR !addr16 instructions can branch to all the memory spaces. CALLF !addr11 instruction branches to the area from 0800H to 0FFFH.

[Illustration]

In the case of CALL !addr16 and BR !addr16 instructions



In the case of CALLF !addr11 instruction




3.3.3 Table indirect addressing

[Function]

Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the immediate data of an operation code are transferred to the program counter (PC) and branched.

Table indirect addressing is carried out when the CALLT [addr5] instruction is executed. This instruction can refer to the address stored in the memory table 40H to 7FH and branch to all the memory spaces.

[Illustration]




3.3.4 Register addressing

[Function]

Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) and branched.

This function is carried out when the BR AX instruction is executed.

[Illustration]



3.4 Operand Address Addressing

The following methods are available to specify the register and memory (addressing) which undergo manipulation during instruction execution.

3.4.1 Implied addressing

[Function]

The register which functions as an accumulator (A and AX) in the general-purpose register area is automatically (implicitly) addressed.

Of the μ PD780208 Subseries instruction words, the following instructions employ implied addressing.

Instruction	Register to Be Specified by Implied Addressing
MULU	Register A for multiplicand and register AX for product storage
DIVUW	Register AX for dividend and quotient storage
ADJBA/ADJBS	Register A for storage of numeric values subject to decimal adjustment
ROR4/ROL4	Register A for storage of digit data which undergoes digit rotation

[Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

[Description example]

In the case of MULU X

With an 8-bit x 8-bit multiply instruction, the product of register A and register X is stored in AX. In this example, the A and AX registers are specified by implied addressing.

3.4.2 Register addressing

[Function]

A general-purpose register is accessed as an operand. The general-purpose register to be accessed is specified by register bank select flags (RBS0 and RBS1) and the register specification code (Rn, RPn) in the operation code.

Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the operation code.


[Operand format]


Identifier	Description					
r	X, A, C, B, E, D, L, H					
rp	AX, BC, DE, HL					

'r' and 'rp' can be described using function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) as well as absolute names (R0 to R7 and RP0 to RP3).

[Description example]

MOV A, C; when selecting C register as r





3.4.3 Direct addressing

[Function]


The memory indicated by immediate data in an instruction word is directly addressed.

[Operand format]


Identifier	Description
addr16	Label or 16-bit immediate data

[Description example]

MOV A, !0FE00H; when setting !addr16 to FE00H



[Illustration]



3.4.4 Short direct addressing

[Function]

The memory to be manipulated in the fixed space is directly addressed with 8-bit data in an instruction word. The fixed space to which this addressing is applied to is the 256-byte space from FE20H to FF1FH. An internal high-speed RAM and special-function registers (SFRs) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively.

The SFR area (FF00H to FF1FH) where short direct addressing is applied is a part of the total SFR area. In this area, ports which are frequently accessed in a program and compare and capture registers of the timer/event counter are mapped and these SFRs can be manipulated with a small number of bytes and clocks.


When 8-bit immediate data is at 20H to FFH, bit 8 of an effective address is set to 0. When it is at 00H to 1FH, bit 8 is set to 1. Refer to [Illustration] below.

[Operand format]


Identifier	Description
saddr	Label or immediate data indicating FE20H to FF1FH
saddrp	Label or immediate data indicating FE20H to FF1FH (even address only)

[Description example]

MOV 0FE30H, #50H; when setting saddr to FE30H and immediate data to 50H



[Illustration]



When 8-bit immediate data is 20H to FFH, $\alpha = 0$

When 8-bit immediate data is 00H to 1FH, $\alpha = 1$

3.4.5 Special-function register (SFR) addressing

[Function]


A memory-mapped special-function register (SFR) is addressed with 8-bit immediate data in an instruction word. This addressing is applied to the 240-byte spaces FF00H to FFCFH and FFE0H to FFFFH. However, the SFRs mapped at FF00H to FF1FH can be accessed with short direct addressing.

[Operand format]


Identifier	Description
sfr	Special-function register name
sfrp	16-bit manipulatable special-function register name (even address only)

[Description example]

MOV PM0, A; when selecting PM0 (FF20H) as sfr



[Illustration]



3.4.6 Register indirect addressing

[Function]

The memory is addressed with the contents of the register pair specified as an operand. The register pair to be accessed is specified with the register bank select flag (RBS0 and RBS1) and the register pair specification code in the instruction code. This addressing can be carried out for all the memory spaces.

[Operand format]


Identifier	Description
_	[DE], [HL]

[Description example]

MOV A, [DE]; when selecting [DE] as register pair



[Illustration]



3.4.7 Based addressing

[Function]


8-bit immediate data is added to the contents of the base register, that is, the HL register pair, and the sum is used to address the memory. The HL register pair to be accessed is in the register bank specified with the register bank select flags (RBS0 and RBS1). Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]

Identifier		Description
_	[HL+byte]	

[Description example]

MOV A, [HL+10H]; When setting byte to 10H



3.4.8 Based indexed addressing

[Function]

The B or C register contents specified in an instruction word are added to the contents of the base register, that is, the HL register pair, and the sum is used to address the memory. The HL, B, and C registers to be accessed are registers in the register bank specified with the register bank select flag (RBS0 and RBS1).


Addition is performed by expanding the contents of the B or C register as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]

Identifier	Description
_	[HL+B], [HL+C]

[Description example]

In the case of MOV A, [HL+B] (select B register)



3.4.9 Stack addressing

[Function]


The stack area is indirectly addressed with the stack pointer (SP) contents.

This addressing method is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/reset upon generation of an interrupt request.

Stack addressing can be used to address the internal high-speed RAM area only.

[Description example]

In the case of PUSH DE (save DE register)



CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

The μ PD780208 Subseries units incorporate two input ports, 16 output ports, and 56 I/O ports. Figure 4-1 shows the port configuration. Every port is capable of 1-bit and 8-bit manipulations and can carry out various control operations. Besides port functions, the ports can also serve as on-chip hardware I/O pins.




Figure 4-1. Port Types

Table 4-1. Port Functions (1/2)

Pin Name	Fur	Alternate Function		
P00	Port 0.	Input only.	INTP0/TI0	
P01	5-bit I/O port.	Input/output can be specified in 1-bit units.	INTP1	
P02		If used as an input port, on-chip pull-up resistors	INTP2	
P03		can be used by software settings.	INTP3	
P04		Input only.	XT1	
P10 to P17	Port 1. 8-bit I/O port. Input/output can be specified in 1-bit ur If used as an input port, on-chip pull-up	ANIO to ANI7		
P20	Port 2.		SI1	
P21	8-bit I/O port.		SO1	
P22	Input/output can be specified in 1-bit ur		SCK1	
P23	ii used as an input port, on-chip pull-up	o resistors can be used by software settings.	STB	
P24			BUSY	
P25			SI0/SB0	
P26		SO0/SB1		
P27		SCK0		
P30	Port 3.	TO0		
P31	8-bit I/O port.	TO1		
P32	Input/output can be specified in 1-bit ur	TO2		
P33	LEDs can be driven directly. If used as an input port, on-chip pull-up	TI1		
P34	In mask ROM versions, use of pull-dow	TI2		
P35	the mask option.	PCL		
P36			BUZ	
P37			_	
P70 to P74	Port 7. N-ch open-drain 5-bit I/O port. Input/output can be specified in 1-bit ur LEDs can be driven directly. In mask ROM versions, use of pull-up r mask option.	nits. resistors can be specified in 1-bit units with the	-	
P80 to P87	Port 8. P-ch open-drain 8-bit high withstanding LEDs can be driven directly. In mask ROM versions, use of pull-dow the mask option (can be specified as co	FIP13 to FIP20		
P90 to P97	Port 9. P-ch open-drain 8-bit high withstanding LEDs can be driven directly. In mask ROM versions, use of pull-dow the mask option (can be specified as co	FIP21 to FIP28		

Table 4-1. Port Functions (2/2)

Pin Name	Function	Alternate Function
P100 to P107	Port 10. P-ch open-drain 8-bit high withstanding voltage I/O port. Input/output can be specified in 1-bit units. LEDs can be driven directly. In mask ROM versions, use of pull-down resistors can be specified in 1-bit units with the mask option (can be specified as connected to VLOAD or Vss in 4-bit units).	FIP29 to FIP36
P110 to P117	Port 11. P-ch open-drain 8-bit high withstanding voltage I/O port. Input/output can be specified in 1-bit units. LEDs can be driven directly. In mask ROM versions, use of pull-down resistors can be specified in 1-bit units with the mask option (can be specified as connected to VLOAD or Vss in 4-bit units).	FIP37 to FIP44
P120 to P127	Port 12. P-ch open-drain 8-bit high withstanding voltage I/O port. Input/output can be specified in 1-bit units. LEDs can be driven directly. In mask ROM versions, use of pull-down resistors can be specified in 1-bit units with the mask option (can be specified as connected to VLOAD or Vss in 4-bit units).	FIP45 to FIP52

4.2 Port Configuration

A port consists of the following hardware.

Table 4-2. Port Configuration

Item	Configuration							
Control registers	Port mode register (PMm: m = 0, 1, 2, 3, 7, 10, 11, 12) Pull-up resistor option register (PUO)							
Ports	Total: 74 (2 input, 16 output, 56 I/O)							
Pull-up resistors	 Mask ROM versions Total: 32 (software control: 27, mask option control: 5) μPD78P0208 Total: 27 							
Pull-down resistors	Mask ROM versions Total: 48 (mask option control: 48)							

4.2.1 Port 0

Port 0 is a 5-bit I/O port with an output latch. The P01 to P03 pins can be set to input mode/output mode in 1-bit units using port mode register 0 (PM0). The P00 and P04 pins are input-only port pins. When the P01 to P03 pins are used as input port pins, on-chip pull-up resistors can be connected to them in 3-bit units using the pull-up resistor option register (PUO).

Alternate functions include external interrupt request input, external count clock input to the timer, and crystal connection for subsystem clock oscillation.

RESET input sets port 0 to input mode.

Figures 4-2 and 4-3 show block diagrams of port 0.

Caution Because port 0 can also be used for external interrupt request input, when the port function output mode is specified and the output level is changed, the interrupt request flag is set. Thus, when the output mode is used, set the interrupt mask flag to 1.

Figure 4-2. Block Diagram of P00 and P04





Figure 4-3. Block Diagram of P01 to P03



PUO: Pull-up resistor option register

PM: Port mode register
RD: Port 0 read signal
WR: Port 0 write signal

4.2.2 Port 1

Port 1 is an 8-bit I/O port with an output latch. The P10 to P17 pins can be set to input mode/output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as input port pins, on-chip pull-up resistors can be connected to them in 8-bit units using the pull-up resistor option register (PUO).

Alternate functions include A/D converter analog input.

RESET input sets port 1 to input mode.

Figure 4-4 shows a block diagram of port 1.

Caution A pull-up resistor cannot be connected to pins used for A/D converter analog input.




Figure 4-4. Block Diagram of P10 to P17

PUO: Pull-up resistor option register

PM: Port mode register
RD: Port 1 read signal
WR: Port 1 write signal

4.2.3 Port 2

Port 2 is an 8-bit I/O port with an output latch. The P20 to P27 pins can be set to input mode/output mode in 1-bit units using port mode register 2 (PM2). When the P20 to P27 pins are used as input port pins, on-chip pull-up resistors can be connected to them in 8-bit units using the pull-up resistor option register (PUO).

Alternate functions include serial interface data I/O, clock I/O, automatic transmit/receive busy input, and strobe output.

RESET input sets port 2 to input mode.

Figures 4-5 and 4-6 show block diagrams of port 2.

- Cautions 1. If used as serial interface pins, set the I/O and output latch according to each function. Refer to Figure 13-3 Format of Serial Operating Mode Register 0 and Figure 14-3 Format of Serial Operating Mode Register 1 for the settings.
 - 2. When reading the pin state in SBI mode, set the PM2n bit of PM2 to 1 (n = 5, 6) (refer to the description of (10) Judging busy status of slave in 13.4.3 SBI mode operation).




Figure 4-5. Block Diagram of P20, P21, P23 to P26

PUO: Pull-up resistor option register

PM: Port mode register
RD: Port 2 read signal
WR: Port 2 write signal

WRPuo
PUO2
RD
WRPoat
WRPoat
Output latch
(P22, P27)
PM22, PM27

Alternate function

Figure 4-6. Block Diagram of P22 and P27

PUO: Pull-up resistor option register

PM: Port mode register
RD: Port 2 read signal
WR: Port 2 write signal

4.2.4 Port 3

Port 3 is an 8-bit I/O port with an output latch. The P30 to P37 pins can be set to input mode/output mode in 1-bit units using port mode register 3 (PM3). When the P30 to P37 pins are used as input port pins, on-chip pull-up resistors can be connected to them in 8-bit units using the pull-up resistor option register (PUO).

In mask ROM versions, use of pull-down resistors can be specified in 1-bit units with the mask option. The μ PD78P0208 does not contain pull-down resistors.


Port 3 can drive LEDs directly.

Alternate functions include timer I/O, clock output, and buzzer output.

RESET input sets port 3 to input mode.

Figure 4-7 shows a block diagram of port 3.

Figure 4-7. Block Diagram of P30 to P37



PUO: Pull-up resistor option register

PM: Port mode register
RD: Port 3 read signal
WR: Port 3 write signal

4.2.5 Port 7

Port 7 is a 5-bit I/O port with an output latch. The P70 to P74 pins can be set to input mode/output mode in 1-bit units using port mode register 7 (PM7). In mask ROM versions, use of pull-up resistors can be specified in 1-bit units with the mask option. The μ PD78P0208 does not contain pull-up resistors.

Port 7 can drive LEDs directly.

RESET input sets port 7 to input mode.

Figure 4-8 shows a block diagram of port 7.

Caution The low-level input leak current flowing to the P70 to P74 pins varies depending on the following conditions.

[For mask ROM version]

- When a pull-up resistor is connected:
 - -3 μ A (max.) regardless of operational conditions
- When a pull-up resistor is not connected:
 - –200 μ A (max.) during 1.5 clock cycles after read instruction execution to port 7 (P7) or port mode register 7 (PM7)
 - –3 μ A (max.) under other conditions

[For PROM version]

- –200 μ A (max.) during 1.5 clock cycles after read instruction execution to port 7 (P7) or port mode register 7 (PM7)
- –3 μ A (max.) under other conditions

Mask option
Only mask ROM
versions. The
μPD78P0208 has
no pull-up resistors.

WRPM

PM70 to PM74

PM70 to PM74

Figure 4-8. Block Diagram of P70 to P74

PM: Port mode register RD: Port 7 read signal WR: Port 7 write signal

4.2.6 Port 8

Port 8 is an 8-bit output-only port. In mask ROM versions, use of pull-down resistors can be specified in 1-bit units with the mask option. Pull-down resistor connection to V_{LOAD} or Vss can be specified in 4-bit units. The μ PD78P0208 does not contain pull-down resistors.

Port 8 can drive LEDs directly.

Alternate functions include VFD controller/driver display output.

RESET input sets port 8 to output mode.

Figure 4-9 shows a block diagram of port 8.

★ Caution Adjust the number of pull-down resistors so that the total power dissipation (refer to 15.10 Calculating Total Power Dissipation) is not exceeded.

WRPORT
Output latch
(P80 to P87)

Alternate function

Mask option
Only mask ROM versions.
The \(\mu PD78P0208 \) has no pull-down resistors.

Figure 4-9. Block Diagram of P80 to P87

WR: Port 8 write signal

4.2.7 Port 9

Port 9 is an 8-bit output-only port. In mask ROM versions, use of pull-down resistors can be specified in 1-bit units with the mask option. Pull-down resistor connection to V_{LOAD} or V_{SS} can be specified in 4-bit units. The μ PD78P0208 does not contain pull-down resistors.

Port 9 can drive LEDs directly.

Alternate functions include VFD controller/driver display output.

RESET input sets port 9 to output mode.

Figure 4-10 shows a block diagram of port 9.

Caution Adjust the number of pull-down resistors so that the total power dissipation (refer to 15.10
 Calculating Total Power Dissipation) is not exceeded.

WRPORT

Output latch
(P90 to P97)

Alternate function

P-ch open-drain
P90/FIP21
to
P97/FIP28

Alternate function

Only mask ROM versions.
The μPD78P0208 has no pull-down resistors.

Figure 4-10. Block Diagram of P90 to P97

WR: Port 9 write signal

4.2.8 Port 10

Port 10 is an 8-bit I/O port with an output latch. The P100 to P107 pins can be set to input mode/output mode in 1-bit units using port mode register 10 (PM10). In mask ROM versions, use of pull-down resistors can be specified in 1-bit units with the mask option. Pull-down resistor connection to V_{LOAD} or V_{SS} can be specified in 4-bit units. The μ PD78P0208 does not contain pull-down resistors.

Port 10 can drive LEDs directly.

Alternate functions include VFD controller/driver display output.

RESET input sets port 10 to input mode.

Figure 4-11 shows a block diagram of port 10.

★ Caution Adjust the number of pull-down resistors so that the total power dissipation (refer to 15.10 Calculating Total Power Dissipation) is not exceeded.

RD Selector Internal bus WRPORT Output latch P100/FIP29 (P100 to P107) P107/FIP36 **WR**PM PM100 to PM107 Mask option Only mask ROM versions. Alternate function The μ PD78P0208 has no pull-down resistors.

Figure 4-11. Block Diagram of P100 to P107

PM: Port mode register
RD: Port 10 read signal
WR: Port 10 write signal

4.2.9 Port 11

Port 11 is an 8-bit I/O port with an output latch. The P110 to P117 pins can be set to input mode/output mode in 1-bit units using port mode register 11 (PM11). In mask ROM versions, use of pull-down resistors can be specified in 1-bit units with the mask option. Pull-down resistor connection to V_{LOAD} or V_{SS} can be specified in 4-bit units. The μ PD78P0208 does not contain pull-down resistors.

Port 11 can drive LEDs directly.

Alternate functions include VFD controller/driver display output.

RESET input sets port 11 to input mode.

Figure 4-12 shows a block diagram of port 11.

★ Caution Adjust the number of pull-down resistors so that the total power dissipation (refer to 15.10 Calculating Total Power Dissipation) is not exceeded.

RD Selector **WR**PORT Internal bus Output latch P110/FIP37 (P110 to P117) to P117/FIP44 **WR**PM O VLOAD PM110 to PM117 7// Mask option Only mask ROM Alternate function versions. The μPD78P0208 has no pull-down resistors.

Figure 4-12. Block Diagram of P110 to P117

PM: Port mode register

RD: Port 11 read signal

WR: Port 11 write signal

4.2.10 Port 12

Port 12 is an 8-bit I/O port with an output latch. The P120 to P127 pins can be set to input mode/output mode in 1-bit units using port mode register 12 (PM12). In mask ROM versions, use of pull-down resistors can be specified in 1-bit units with the mask option. Pull-down resistor connection to V_{LOAD} or V_{SS} can be specified in 4-bit units. The μ PD78P0208 does not contain pull-down resistors.

Port 12 can drive LEDs directly.

Alternate functions include VFD controller/driver display output.

RESET input sets port 12 to input mode.

Figure 4-13 shows a block diagram of port 12.

★ Caution Adjust the number of pull-down resistors so that the total power dissipation (refer to 15.10 Calculating Total Power Dissipation) is not exceeded.




Figure 4-13. Block Diagram of P120 to P127

PM: Port mode register RD: Port 12 read signal WR: Port 12 write signal

4.3 Port Function Control Registers

The following two types of registers control the ports.

- Port mode registers (PM0, PM1, PM2, PM3, PM7, PM10, PM11, PM12)
- Pull-up resistor option register (PUO)

(1) Port mode registers (PM0, PM1, PM2, PM3, PM7, PM10, PM11, PM12)

These registers are used to set port input/output in 1-bit units.

PM0, PM1, PM2, PM3, PM7, PM10, PM11, and PM12 are independently set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM0 and PM7 to 1FH, and the other registers to FFH.

When a port pin is used as an alternate-function pin, set the port mode register and the output latch according to Table 4-3.

- Cautions 1. Pins P00 and P04 are input-only pins.
 - 2. Pins P80 to P87 and P90 to P97 are output-only pins.
 - 3. As port 0 has an alternate function as external interrupt request input, when the port function output mode is specified and the output level is changed, the interrupt request flag is set. When the output mode is used, therefore, the interrupt mask flag should be set to 1 beforehand.

Table 4-3. Port Mode Register and Output Latch Setting When Alternate Function Is Used

Pin Name	Alternate Function		PMxx	Pxx	Pin Name	Alternate Function		PMxx	Pxx
	Function Name	I/O				Function Name	I/O		
P00	INTP0	Input	1 (fixed)	None	P33, P34	TI1, TI2	Input	1	Х
	TI0	Input	1 (fixed)	None	P35	PCL	Output	0	0
P01, P02	INTP1, INTP2	Input	1	Х	P36	BUZ	Output	0	0
P03	INTP3	Input	1	Х	P100 to P107	FIP29 to FIP36	Output	0	O ^{Note 2}
P04Note 1	XT1	Input	1 (fixed)	None	P110 to P117	FIP37 to FIP44	Output	0	O ^{Note 2}
Note 1 P10 to P17	ANI0 to ANI7	Input	1	Х	P120 to P127	FIP45 to FIP52	Output	0	0 ^{Note 2}
P30 to P32	TO0 to TO2	Output	0	0					

- **Notes 1.** If a read instruction is executed to these ports in the alternate-function mode, the read data will be undefined.
 - 2. Key scan data can be set while the VFD controller/driver is operating.

Caution When port 2 is used as serial interface pins, I/O and the output latch should be set according to the function. For the settings, refer to Figure 13-3 Format of Serial Operating Mode Register 0 and Figure 14-3 Format of Serial Operating Mode Register 1.

Remark X: don't care

PMxx: Port mode register
Pxx: Port output latch

Figure 4-14. Format of Port Mode Register

Symbol	7	6	5	4	3	2	1	0	Ac	ldress	After reset	R/W
PM0	0	0	0	1	PM03	PM02	PM01	1	F	F20H	1FH	R/W
									_			
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	F	F21H	FFH	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	F	F22H	FFH	R/W
PM3	PM37	PM36	PM35	PM34	РМ33	PM32	PM31	PM30	F	F23H	FFH	R/W
PM7	0	0	0	PM74	PM73	PM72	PM71	PM70	F	F27H	1FH	R/W
									_			
PM10	PM107	PM106	PM105	PM104	PM103	PM102	PM101	PM100	F	F2AH	FFH	R/W
							II.		J			
PM11	PM117	PM116	PM115	PM114	PM113	PM112	PM111	PM110] FF	2BH	FFH	R/W
]			
PM12	PM127	PM126	PM125	PM124	PM123	PM122	PM121	PM120	l _{FF}	2CH	FFH	R/W
=					20				l			
										Pmn nin	I/O mode sele	action
				ļ					PMmn			l, 12 : n = 0 to 7)
								0		node (output b		
									1	Input mode (output buffer off)		

(2) Pull-up resistor option register (PUO)

The PUO register enables or disables the on-chip pull-up resistor for each port pin. To enable the on-chip pull-up resistor of a port pin, the pin must be in the input mode and the corresponding bit in the PUO register must be set to 1. For any pin specified as output mode or used as an analog input pin, the on-chip pull-up resistors cannot be used, regardless of the PUO register setting.


PUO is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets this register to 00H.

Cautions 1. The P00 and P04 pins do not incorporate a pull-up resistor.

2. When port 1 is used as analog input for the A/D converter, an on-chip pull-up resistor cannot be used even if 1 is set in PUO1.

Figure 4-15. Format of Pull-up Resistor Option Register



4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again.

Caution In the case of a 1-bit memory manipulation instruction, although a single bit is manipulated, the port is accessed in 8-bit units. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined except for the manipulated bit.

4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

(2) Input mode

The output latch contents become undefined. However, the pin status does not change because the output buffer is turned off.

Caution In the case of a 1-bit memory manipulation instruction, although a single bit is manipulated, the port is accessed in 8-bit units. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined except for the manipulated bit.

4.5 Selection of Mask Option

The following mask option is provided in mask ROM versions. The μ PD78P0208 has no mask option.

Table 4-4. Comparison Between Mask Option of Mask ROM Version and μ PD78P0208

Pin Name	Mask Option of Mask ROM Version	μPD78P0208	
P30/T00 to P32/T02, P33/ TI1, P34/TI2, P35/PCL, P36/ BUZ, P37	Can incorporate pull-down resistors in 1-bit units.	Does not incorporate pull-down resistors.	
P70 to P74	Can incorporate pull-up resistors in 1-bit units.	Does not incorporate pull-up resistors.	
FIP0 to FIP12	Can incorporate pull-down resistors in 1-bit units.	Incorporates pull-down resistors (connected to VLOAD).	
P80/FIP13 to P87/FIP20, P90/FIP21 to P97/FIP28, P100/FIP29 to P107/FIP36, P110/FIP37 to P117/FIP44, P120/FIP45 to P127/FIP52	Can incorporate pull-down resistors in 1-bit units. The pull-down resistors can be specified to be connected to VLOAD or Vss in 4-bit units from P80.	Does not incorporate pull-down resistors.	

CHAPTER 5 CLOCK GENERATOR

5.1 Clock Generator Functions

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following two types of system clock oscillators are available.

(1) Main system clock oscillator

This circuit oscillates at frequencies of 1 to 5.0 MHz. Oscillation can be stopped by executing the STOP instruction or setting the processor clock control register (PCC).

(2) Subsystem clock oscillator

The circuit oscillates at a frequency of 32.768 kHz. Oscillation cannot be stopped. If the subsystem clock oscillator is not used, the internal feedback resistor can be disabled by the processor clock control register (PCC). This decreases the power consumption in the STOP mode.

The noise eliminator operates automatically to reduce the effect of switching noise during VFD display.

5.2 Clock Generator Configuration

The clock generator consists of the following hardware.

Table 5-1. Clock Generator Configuration

Item	Configuration
Control registers	Processor clock control register (PCC) Display mode register 0 (DSPM0) Display mode register 1 (DSPM1)
Oscillator	Main system clock oscillator Subsystem clock oscillator




Figure 5-1. Clock Generator Block Diagram

Notes 1. Bit 6 of display mode register 0 (DSPM0)

2. Bits 4 to 7 of display mode register 1 (DSPM1)

5.3 Clock Generator Control Registers

The clock generator is controlled by the following three registers.

- Processor clock control register (PCC)
- Display mode register 0 (DSPM0)
- Display mode register 1 (DSPM1)


(1) Processor clock control register (PCC)

PCC sets CPU clock selection, the ratio of division, main system clock oscillator operation/stop, and subsystem clock oscillator internal feedback resistor enable/disable.

PCC is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PCC to 04H.

Figure 5-2. Feedback Resistor of Subsystem Clock



Symbol <7> Address <6> <5> <4> 3 2 0 After reset R/W R/W^{Note 1} PCC MCC FRC CLS CSS 0 PCC2 PCC1 PCC0 FFFBH 04H R/W CPU clock (fcpu) selection CSS PCC2 PCC1 PCC0 0 fx/2 0 0 1 0 $fx/2^2$ 0 1 $fx/2^3$ 1 $fx/2^4$ 0 0 1 fxt/2 0 0 0 0 0 1 0 1 0 0 1 1 0 1 O Setting prohibited Other than above CLS CPU clock status 0 Main system clock 1 Subsystem clock R/W FRC Subsystem clock feedback resistor selection Internal feedback resistor used 0 Internal feedback resistor not used Note 2 R/W Main system clock oscillation control Note 3 MCC 0 Oscillation possible Oscillation stopped 1

Figure 5-3. Format of Processor Clock Control Register

- Notes 1. Bit 5 is a read-only bit.
 - 2. This bit can be set to 1 only when the subsystem clock is not used.
 - 3. When the CPU is operating on the subsystem clock, MCC should be used to stop the main system clock oscillation. The STOP instruction should not be used.
- Cautions 1. Bit 3 must be set to 0.
 - 2. Do not set MCC while an external clock is being input. This is because the X2 pin is pulled up to VDD.
- Remarks 1. fx: Main system clock oscillation frequency
 - 2. fxT: Subsystem clock oscillation frequency

The fastest instruction of the μ PD780208 Subseries is executed in two CPU clocks. Therefore, the relationship between the CPU clock (fcpu) and minimum instruction execution time is as shown in Table 5-2.

Table 5-2. Relationship Between CPU Clock and Minimum Instruction Execution Time

CPU Clock (fcpu)	Minimum Instruction Execution Time: 2/fcpu
fx	0.4 μs
fx/2	0.8 μs
fx/2 ²	1.6 μs
fx/2 ³	3.2 μs
fx/2 ⁴	6.4 μs
fхт/2	122 μs

fx = 5.0 MHz, fxT = 32.768 kHz

fx: Main system clock oscillation frequency

fxT: Subsystem clock oscillation frequency

(2) Display mode register 0 (DSPM0)

This register sets the mode for the noise eliminator of the subsystem clock.

DSPM0 is set with an 8-bit memory manipulation instruction.

Only bit 7 (KSF) can be read with a 1-bit memory manipulation instruction.

RESET input sets DSPM0 to 00H.

Remark In addition to the function mentioned above, DSPM0 can also set the number of display segments/ total number of display outputs, display mode, and display key scan timing.

Figure 5-4. Format of Display Mode Register 0 (1/2)

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0
 Address
 After reset
 R/W

 DSPM0
 KSF
 DSPM06
 DSPM05
 SEGS4
 SEGS3
 SEGS2
 SEGS1
 SEGS0
 F F A 0 H
 0 0 H
 R/W

R/W	SEGS4	SEGS3	SEGS2	SEGS1	SEGS0	Display segment (display mode 1)	Display output total (display mode 2)
	0	0	0	0	0	9	9
	0	0	0	0	1	10	10
	0	0	0	1	0	11	11
	0	0	0	1	1	12	12
	0	0	1	0	0	13	13
	0	0	1	0	1	14	14
	0	0	1	1	0	15	15
	0	0	1	1	1	16	16
	0	1	0	0	0	17	17
	0	1	0	0	1	18	18
	0	1	0	1	0	19	19
	0	1	0	1	1	20	20
	0	1	1	0	0	21	21
	0	1	1	0	1	22	22
	0	1	1	1	0	23	23
	0	1	1	1	1	24	24
	1	0	0	0	0	25	25
	1	0	0	0	1	26	26
	1	0	0	1	0	27	27
	1	0	0	1	1	28	28
	1	0	1	0	0	29	29
	1	0	1	0	1	30	30
	1	0	1	1	0	31	31
	1	0	1	1	1	32	32
	1	1	0	0	0	33	33
	1	1	0	0	1	34	34
	1	1	0	1	0	35	35
	1	1	0	1	1	36	36
	1	1	1	0	0	37	37
	1	1	1	0	1	38Note	38
	1	1	1	1	0	39Note	39
	1	1	1	1	1	40Note	40

Note When the sum of digits and segments is over 53, specification of the number of digits has priority.

Figure 5-4. Format of Display Mode Register 0 (2/2)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
DSPM0	KSF	DSPM06	DSPM05	SEGS4	SEGS3	SEGS2	SEGS1	SEGS0	FFA0H	0 0 H	R/W ^{Note 1}

R/W	DSPM05	Display mode setting				
	0 Display mode 1 (segment/character type)					
	Display mode 2 (type in which a segment spans two or more grids)					

R/W	DSPM06	Mode of noise eliminator for subsystem clock ^{Note 2}			
	0 2.5 MHz < $f_X \le 5.0$ MHz				
	1	1.25 MHz \leq fx \leq 2.5 MHz ^{Note 3}			

R	KSF	Timing status
	0	Display timing
	1	Key scan timing

Notes 1. Bit 7 (KSF) is a read-only bit.

- 2. Set this bit according to the main system clock oscillation frequency (fx) selected. The noise eliminator operates during VFD display.
- 3. When fx is used between 1.25 MHz and 2.5 MHz, set bit 6 (DSPM06) to 1 prior to VFD display.

Caution When the main system clock frequency selected is below 1.25 MHz and the VFD controller/ driver is enabled, make sure to use the main system clock for watch timer counting by setting TCL24 to 0.

(3) Display mode register 1 (DSPM1)

Register to set display operation/stop.

DSPM1 is set with an 8-bit memory manipulation instruction.

RESET input sets DSPM1 to 00H.

Remark In addition to setting display operation/stop, DSPM1 can also set the display digits/number of display patterns, cut width of the VFD output, and display cycle.

Figure 5-5. Format of Display Mode Register 1

Symbol 5 4 3 0 Address R/W 6 2 1 After reset DSPM1 DIGS3 DIGS2 DIGS1 DIGS0 DIMS3 DIMS2 DIMS1 DIMS0 FFA1H 0 0 H R/W

DIMS0	Display mode cycle setting					
0	1024/fx is 1 display cycle (1 display cycle = 204.8 μs: @ 5.0 MHz operation)					
1	2048/fx is 1 display cycle (1 display cycle = 409.6 μs: @ 5.0 MHz operation)					

DIMS3	DIMS2	DIMS1	VFD output signal cut width
0	0	0	1/16
0	0	1	2/16
0	1	0	4/16
0	1	1	6/16
1	0	0	8/16
1	0	1	10/16
1	1	0	12/16
1	1	1	14/16

					1
DIGS3	DIGS2	DIGS1	DIGS0	Display digits (display mode 1) DSPM05 = 0	Display patterns (display mode 2) DSPM05 = 1
0	0	0	0	Display stopped (static display)Note	Display stopped (static display) ^{Note}
0	0	0	1	2 digits	2 patterns
0	0	1	0	3 digits	3 patterns
0	0	1	1	4 digits	4 patterns
0	1	0	0	5 digits	5 patterns
0	1	0	1	6 digits	6 patterns
0	1	1	0	7 digits	7 patterns
0	1	1	1	8 digits	8 patterns
1	0	0	0	9 digits	9 patterns
1	0	0	1	10 digits	10 patterns
1	0	1	0	11 digits	11 patterns
1	0	1	1	12 digits	12 patterns
1	1	0	0	13 digits	13 patterns
1	1	0	1	14 digits	14 patterns
1	1	1	0	15 digits	15 patterns
1	1	1	1	16 digits	16 patterns

Note When setting display stopped, static display can be set by operating the port output latch.

Remarks 1. fx: Main system clock oscillation frequency

2. DSPM05: Bit 5 of display mode register 0 (DSPM0)

5.4 System Clock Oscillator

5.4.1 Main system clock oscillator

The main system clock oscillator oscillates with a crystal resonator or a ceramic resonator (standard: 5.0 MHz) connected to the X1 and X2 pins.


External clocks can be input to the main system clock oscillator. In this case, input a clock signal to the X1 pin and its inverted signal to the X2 pin.

Figure 5-6 shows an external circuit of the main system clock oscillator.

Figure 5-6. External Circuit of Main System Clock Oscillator

(a) Crystal or ceramic oscillation

(b) External clock



Caution Do not execute the STOP instruction or set bit 7 (MCC) of the processor clock control register (PCC) to 1 while an external clock is being input. This is because the operation of the main system clock is stopped and the X2 pin is pulled up to VDD if the STOP instruction is executed or MCC is set to 1.


5.4.2 Subsystem clock oscillator

The subsystem clock oscillator oscillates with a crystal resonator (standard: 32.768 kHz) connected to the XT1 and XT2 pins.

External clocks can be input to the subsystem clock oscillator. In this case, input a clock signal to the XT1 pin and its inverted signal to the XT2 pin.

Figure 5-7 shows an external circuit of the subsystem clock oscillator.

Figure 5-7. External Circuit of Subsystem Clock Oscillator



Cautions 1. When using the main system or subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in Figures 5-6 and 5-7 to avoid an adverse effect from wiring capacitance.


- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

When using the subsystem clock oscillator, pay special attention because the subsystem clock oscillator has low amplification to minimize power consumption.


Figure 5-8 shows examples of incorrect resonator connection.

Figure 5-8. Examples of Incorrect Resonator Connection (1/2)

- (a) Too long wiring of connected circuit
- (b) Crossed signal lines




- (c) High alternating current close to signal lines
- (d) Current flowing through ground line of oscillator (potentials at points A, B, and C change)



Remark When using a subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Further, insert resistors in series on the side of XT2.

Figure 5-8. Examples of Incorrect Resonator Connection (2/2)





Remark When using a subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Further, insert resistors in series on the side of XT2.

Cautions 2. If XT2 and X1 are wired in parallel, malfunction may occur due to the crosstalk noise between XT2 and X1.

To prevent this, connect the IC pin directly to the Vss pin located between the XT2 and X1 pins, and do not wire XT2 and X1 in parallel.

5.4.3 Divider

The divider divides the main system clock oscillator output (fx) and generates various clocks.

5.4.4 When subsystem clock is not used

If it is not necessary to use the subsystem clock for low power consumption operations and clock operations, connect the XT1 and XT2 pins as follows.

XT1: Connect to VDD or Vss

XT2: Leave open

In this state, however, some current may leak via the internal feedback resistor of the subsystem clock oscillator when the main system clock stops. To prevent this from happening, set bit 6 (FRC) of the processor clock control register (PCC) to disable use of the above internal feedback resistor. In this case also, connect the XT1 and XT2 pins as described above.

5.5 Clock Generator Operations

The clock generator generates the following various types of clocks and controls the CPU operating mode including the standby mode.

- · Main system clock fx
- Subsystem clock fxT
- CPU clock fcpu
- · Clock to peripheral hardware

The function and operation of the clock generator are determined by the processor clock control register (PCC) as follows.

- (a) Upon generation of the RESET signal, the lowest speed mode of the main system clock (6.4 μ s when operated at 5.0 MHz) is selected (PCC = 04H). Main system clock oscillation stops while a low level is applied to the RESET pin.
- (b) With the main system clock selected, one of the five stages of minimum instruction execution time (0.4 μ s, 0.8 μ s, 1.6 μ s, 3.2 μ s, and 6.4 μ s: when operated at 5.0 MHz) can be selected by setting PCC.
- (c) With the main system clock selected, two standby modes, the STOP and HALT modes, are available. When the system is not using the subsystem clock, the power consumption in the STOP mode can be decreased if the internal feedback resistor is not used by setting bit 6 (FRC) of PCC.
- (d) PCC can be used to select the subsystem clock and to operate the system with low power consumption (122 μ s when operated at 32.768 kHz).
- (e) With the subsystem clock selected, main system clock oscillation can be stopped using PCC. The HALT mode can be used, but the STOP mode cannot be used (subsystem clock oscillation cannot be stopped).
- (f) The main system clock is divided and supplied to the peripheral hardware. The subsystem clock is supplied to the watch timer and clock output functions only. Thus, the watch function and the clock output function can also be continued in the standby state. However, since all other peripheral hardware operate with the main system clock, the peripheral hardware also stop if the main system clock is stopped (except during operation using an externally input clock).


5.5.1 Main system clock operations

During operation with the main system clock (when bit 5 (CLS) of the processor clock control register (PCC) is set to 0), the following operations are carried out via PCC settings.

- (a) Because the operation guaranteed instruction execution speed depends on the power supply voltage, the minimum instruction execution time can be changed by setting bits 0 to 2 (PCC0 to PCC2) of PCC.
- (b) If bit 7 (MCC) of PCC is set to 1 during operation with the main system clock, the main system clock oscillation does not stop. When bit 4 (CSS) of PCC is set to 1 and the operation is switched to subsystem clock operation (CLS = 1) after that, the main system clock oscillation stops (see **Figure 5-9**).

Figure 5-9. Main System Clock Stop Function (1/2)

(a) Operation when MCC is set after setting CSS during main system clock operation



(b) Operation when MCC is set during main system clock operation





Figure 5-9. Main System Clock Stop Function (2/2)

(c) Operation when CSS is set after setting MCC during main system clock operation



5.5.2 Subsystem clock operations

During operation with the subsystem clock (when bit 5 (CLS) of the processor clock control register (PCC) is set to 1), the following operations are carried out.

- (a) The minimum instruction execution time remains constant (122 μ s during operation at 32.768 kHz) irrespective of the setting of bits 0 to 2 (PCC0 to PCC2) of PCC.
- (b) Watchdog timer counting stops.

Caution Do not execute the STOP instruction while the subsystem clock is operating.

5.6 Changing System Clock and CPU Clock Settings

5.6.1 Time required for switchover between system clock and CPU clock

The system clock and CPU clock can be switched over by using bits 0 to 2 (PCC0 to PCC2) and bit 4 (CSS) of the processor clock control register (PCC).

The actual switchover operation is not performed directly after writing to the PCC; operation continues on the pre-switchover clock for several instructions (see **Table 5-3**).

It can be judged by bit 5 (CLS) of PCC whether the system is operating on the main system clock or the subsystem clock.

Set Values Set Values After Switchover Before Switchover PCC2 PCC1 PCC0 CSS PCC2 PCC1 PCC0 CSS PCC2 PCC1 PCC0 CSS PCC2 PCC1 PCC0 CSS PCC2 PCC1 PCC0 PCC2 PCC1 PCC0 CSS CSS PCC1 PCC0 PCC2 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 Х Х fx/2fxT 0 0 0 16 instructions 16 instructions 16 instructions 16 instructions instructions (64 instructions) fx/4fxT 0 0 1 8 instructions 8 instructions 8 instructions 8 instructions instructions (32 instructions) fy/8fyr 0 0 4 instructions 4 instructions 4 instructions 4 instructions 0 1 instructions (16 instructions) fx/16fxT 0 1 1 2 instructions 2 instructions 2 instructions 2 instructions instructions (8 instructions) fx/32fxT 0 0 1 instruction 1 instruction 1 instruction 1 instruction instructions (4 instructions) х х Х 1 instruction 1 instruction 1 instruction 1 instruction 1 instruction

Table 5-3. Maximum Time Required for CPU Clock Switchover

Caution Selection of the CPU clock cycle division ratio (PCC0 to PCC2) and switchover from the main system clock to the subsystem clock (changing CSS from 0 to 1) should not be specified simultaneously.

Simultaneous setting is possible, however, for selection of the CPU clock cycle division ratio (PCC0 to PCC2) and switchover from the subsystem clock to the main system clock (changing CSS from 1 to 0).

Remarks 1. One instruction is the minimum instruction execution time with the pre-switchover CPU clock.

2. Figures in parentheses apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.

5.6.2 System clock and CPU clock switching procedure

This section describes the procedure for switching between the system clock and CPU clock.

 V_{DD} RESET Interrupt request signal fx fxT fx System clock CPU clock

Maximum speed

operation

Wait (26.2 ms: @5.0 MHz)

Subsystem clock

operation

High-speed

operation

Minimum

operation

Internal reset operation

speed

Figure 5-10. System Clock and CPU Clock Switching

- [1] The CPU is reset by setting the RESET signal to low level after power-on. After that, when reset is released by setting the RESET signal to high level, the main system clock starts oscillating. At this time, the oscillation stabilization time (2¹⁷/fx) is secured automatically.
 - After that, the CPU starts executing the instruction at the minimum speed of the main system clock (6.4 µs when operated at 5.0 MHz).
- [2] After the lapse of a sufficient time for the VDD voltage to increase to enable operation at maximum speeds, the processor clock control register (PCC) is rewritten and the maximum-speed operation is carried out.
- [3] Upon detection of a decrease of the VDD voltage due to an interrupt request signal, the main system clock is switched to the subsystem clock (which must be in an oscillation stable state).
- [4] Upon detection of VDD voltage reset due to an interrupt request signal, bit 7 (MCC) of PCC is set to 0 and oscillation of the main system clock is started. After the lapse of time required for stabilization of oscillation, PCC is rewritten and the maximum-speed operation is resumed.

Caution When the main system clock is stopped and the subsystem clock is operating, switch to the main system clock after securing the oscillation stabilization time by program.

CHAPTER 6 16-BIT TIMER/EVENT COUNTER

6.1 Outline of Timers Incorporated in μ PD780208 Subseries

This chapter explains the 16-bit timer/event counter. First of all, the timers incorporated in the μ PD780208 Subseries and other related parts are outlined below.

(1) 16-bit timer/event counter (TM0)

The TM0 can be used for an interval timer, PWM output, pulse width measurement (infrared remote control receive function), external event counter or square-wave output of any frequency.

(2) 8-bit timer/event counters (TM1 and TM2)

TM1 and TM2 can be used for an interval timer and an external event counter and to output square waves with any selected frequency. Two 8-bit timer/event counters can be used as one 16-bit timer/event counter (refer to **CHAPTER 7 8-BIT TIMER/EVENT COUNTER**).

(3) Watch timer (TM3)

This timer can set a flag every 0.5 seconds and simultaneously generate interrupt requests at preset time intervals (refer to **CHAPTER 8 WATCH TIMER**).

(4) Watchdog timer (WDTM)

WDTM can perform a watchdog timer function or generate non-maskable interrupt requests, maskable interrupt requests and RESET at preset time intervals (refer to **CHAPTER 9 WATCHDOG TIMER**).

(5) Clock output controller

This circuit supplies other devices with the divided main system clock and the subsystem clock (refer to **CHAPTER**10 CLOCK OUTPUT CONTROLLER).

(6) Buzzer output controller

This circuit outputs the buzzer frequency obtained by dividing the main system clock (refer to **CHAPTER 11 BUZZER OUTPUT CONTROLLER**).

Table 6-1. Timer/Event Counter Operations

		16-Bit Timer/	8-Bit Timer/	Watch	Watchdog
		Event Counter	Event Counter	Timer	Timer
Operation	Interval timer	1 channel	2 channels	1 channel ^{Note 1}	1 channel ^{Note 2}
mode	External event counter	√	√	_	_
Function	Timer output	√	√	-	_
	PWM output	√	_	_	_
	Pulse width measurement	√	_	-	_
	Square-wave output	√	√	-	_
	Interrupt request	√	√	_	√
	Test input	_	_	V	_

- Notes 1. The watch timer can perform both watch timer and interval timer functions at the same time.
 - 2. The watchdog timer can perform either the watchdog timer function or the interval timer function.

6.2 16-Bit Timer/Event Counter Functions

The 16-bit timer/event counter (TM0) has the following functions.

- Interval timer
- PWM output
- Pulse width measurement
- External event counter
- · Square-wave output

(1) Interval timer

TM0 generates interrupt requests at the preset time interval.

Table 6-2. 16-Bit Timer/Event Counter Interval Time

Minimum Interval Time	Maximum Interval Time	Resolution
2 x TI0 input cycle	2 ¹⁶ x TI0 input cycle	TI0 input edge cycle
2 x 1/fx (400 ns)	2 ¹⁶ x 1/fx (13.1 ms)	1/fx (200 ns)
2 ² x 1/fx (800 ns)	2 ¹⁷ x 1/fx (26.2 ms)	2 x 1/fx (400 ns)
2 ³ x 1/fx (1.6 μs)	2 ¹⁸ x 1/fx (52.4 ms)	2 ² x 1/fx (800 ns)
2 ⁴ x 1/fx (3.2 μs)	2 ¹⁹ x 1/fx (104.9 ms)	2 ³ x 1/fx (1.6 μs)

Remarks 1. fx: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with fx = 5.0 MHz.

(2) PWM output

TM0 can generate 14-bit resolution PWM output.

(3) Pulse width measurement

TM0 can measure the pulse width of an externally input signal.

(4) External event counter

TM0 can measure the number of pulses of an externally input signal.

(5) Square-wave output

TM0 can output a square wave with any selected frequency.

Table 6-3. 16-Bit Timer/Event Counter Square-Wave Output Ranges

Minimum Pulse Width	Maximum Pulse Width	Resolution
2 x TI0 input cycle	2 ¹⁶ x TI0 input cycle	TI0 input edge cycle
2 x 1/fx (400 ns)	2 ¹⁶ x 1/fx (13.1 ms)	1/fx (200 ns)
2 ² x 1/fx (800 ns)	2 ¹⁷ x 1/fx (26.2 ms)	2 x 1/fx (400 ns)
2 ³ x 1/fx (1.6 μs)	2 ¹⁸ x 1/fx (52.4 ms)	2 ² x 1/fx (800 ns)
2 ⁴ x 1/fx (3.2 μs)	2 ¹⁹ x 1/fx (104.9 ms)	2 ³ x 1/fx (1.6 μs)

Remarks 1. fx: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with fx = 5.0 MHz.

6.3 16-Bit Timer/Event Counter Configuration

The 16-bit timer/event counter consists of the following hardware.

Table 6-4. 16-Bit Timer/Event Counter Configuration

Item	Configuration
Timer register	16 bits x 1 (TM0)
Registers	16-bit compare register: 1 (CR00) 16-bit capture register: 1 (CR01)
Timer outputs	1 (TO0)
Control registers	Timer clock select register 0 (TCL0) 16-bit timer mode control register (TMC0) 16-bit timer output control register (TOC0) Port mode register 3 (PM3) External interrupt mode register (INTM0) Sampling clock select register (SCS) Note

Note Refer to Figure 16-1 Basic Configuration of Interrupt Function.





Figure 6-1. Block Diagram of 16-Bit Timer/Event Counter (Timer Mode)

Notes 1. Edge detector

2. For the configuration of the 16-bit timer/event counter output controller, refer to Figure 6-3.

Figure 6-2. Block Diagram of 16-Bit Timer/Event Counter (PWM Mode)



Remark The circuitry enclosed by the dotted line is the output controller.




Figure 6-3. Block Diagram of 16-Bit Timer/Event Counter Output Controller

- Notes 1. Bits 2 and 3 of the external interrupt mode register (INTM0)
 - 2. Bit 0 of port mode register 3 (PM3)

Remark The circuitry enclosed by the dotted line is the output controller.

User's Manual U11302EJ4V0UM

(1) 16-bit compare register (CR00)

CR00 is a 16-bit register whose value is constantly compared with the 16-bit timer register (TM0) count value, and an interrupt request (INTTM0) is generated if they match.

It can also be used as the register that holds the interval time when TM0 is set to interval timer operation, and as the register that sets the pulse width when TM0 is set to PWM output operation.

CR00 is set with a 16-bit memory manipulation instruction. Values from 0001H to FFFFH can be set. RESET input makes CR00 undefined.

- Cautions 1. The PWM data (14 bits) must be set in the higher 14 bits of CR00. The lower two bits must be set to 00.
 - 2. CR00 should be set to a value other than 0000H. This means that when the timer is used as an event counter, a 1-pulse count operation is not possible.
 - 3. When the value after CR00 is changed is smaller than that of the 16-bit timer register (TM0), TM0 continues to count and overflows, then resumes counting from 0. Therefore, if the value after CR00 is changed is smaller than the value before CR00 is changed, the timer needs to be restarted after CR00 is changed.

(2) 16-bit capture register (CR01)

CR01 is a 16-bit register used to capture the contents of the 16-bit timer (TM0).

The capture trigger is the INTP0/TI0 pin valid edge input. The INTP0 valid edge is set by the external interrupt mode register (INTM0).

CR01 is read with a 16-bit memory manipulation instruction.

RESET input makes CR01 undefined.

Caution If the valid edge for the TI0/P00 pin is input during a read from CR01, CR01 does not perform the capture operation and holds the previous data. In this case, however, the interrupt request flag (PIF0) is set because a valid edge is detected.

(3) 16-bit timer register (TM0)

TM0 is a 16-bit register that counts the count pulse.

TM0 is read with a 16-bit memory manipulation instruction.

RESET input sets TM0 to 0000H.

Caution As reading of the value of TM0 is performed via CR01, the previously set value of CR01 is lost.

6.4 16-Bit Timer/Event Counter Control Registers

The following six registers are used to control the 16-bit timer/event counter.

- Timer clock select register 0 (TCL0)
- 16-bit timer mode control register (TMC0)
- 16-bit timer output control register (TOC0)
- Port mode register 3 (PM3)
- External interrupt mode register (INTM0)
- Sampling clock select register (SCS)

(1) Timer clock select register 0 (TCL0)

This register is used to set the count clock of the 16-bit timer register.

TCL0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TCL0 to 00H.

Remark TCL0 has the function of setting the PCL output clock in addition to that of setting the count clock of the 16-bit timer register.

Symbol <7> 5 3 2 0 Address R/W After reset TCL0 CLOE TCL06 TCL05 TCL04 TCL03 TCL02 TCL01 TCL00 FF40H 00H R/W TCL03 TCL02 TCL01 TCL00 PCL output clock selection 0 fxt (32.768 kHz) 0 1 $f_{x}/2^{3}$ (625 kHz) 1 fx/2⁴ (313 kHz) 1 0 0 0 fx/2⁵ (156 kHz) 0 0 0 fx/2⁶ (78.1 kHz) 1 1 fx/2⁷ (39.1 kHz) 1 0 1 1 fx/2⁸ (19.5 kHz) 1 Other than above Setting prohibited 16-bit timer register count clock TCL06 TCL05 TCL04 selection TI0 (Valid edge specifiable) 0 0 0 1 fx (5.0 MHz) 0 fx/2 (2.5 MHz) 1 0 0 1 1 $fx/2^2$ (1.25 MHz) $fx/2^3$ (625 kHz) 1 0 0 Setting prohibited Other than above CLOE PCL output control Output disabled 0 Output enabled

Figure 6-4. Format of Timer Clock Select Register 0

- Cautions 1. The TIO/INTP0 pin valid edge is specified by the external interrupt mode register (INTM0), and the sampling clock frequency is selected by the sampling clock select register (SCS).
 - 2. When enabling PCL output, set TCL00 to TCL03, then set CLOE to 1 with a 1-bit memory manipulation instruction.
 - 3. To read the count value when TI0 has been specified as the TM0 count clock, the value should be read from TM0, not from the 16-bit capture register (CR01).
 - 4. If TCL0 is to be rewritten with data other than identical data, the timer operation must be stopped first.
- Remarks 1. fx: Main system clock oscillation frequency
 - 2. fxT: Subsystem clock oscillation frequency
 - 3. TI0: 16-bit timer/event counter input pin
 - 4. TM0: 16-bit timer register
 - **5.** Figures in parentheses apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.
 - 6. Refer to CHAPTER 10 CLOCK OUTPUT CONTROLLER for PCL.

(2) 16-bit timer mode control register (TMC0)

This register sets the 16-bit timer operating mode, the 16-bit timer register clear mode and output timing, and detects an overflow.

TMC0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC0 to 00H.

Caution The 16-bit timer register starts operating when TMC01 to TMC03 are set to a value other than 0, 0, 0 (operation stop mode). To stop the timer operation, set TMC01 to TCM03 to 0, 0, 0.

Figure 6-5. Format of 16-Bit Timer Mode Control Register

Symbol	7	6	5	4	3	2	1	<0>	Address	After reset	R/W
TMC0	0	0	0	0	TMC03	TMC02	TMC01	OVF0	FF48H	00H	R/W

OVF0	16-bit timer register overflow detection			
0	Overflow not detected			
1	Overflow detected			

TMC03	TMC02	TMC01	Operating mode & clear mode selection	TO0 output timing selection	Interrupt request generation
0	0	0	Operation stop (TM0 cleared to 0)	No change	Not generated
0	0	1	PWM mode (free-running)	PWM pulse output	Generated on match between TM0 and CR00
0	1	0	Free-running mode	Match between TM0 and CR00	
0	1	1		Match between TM0 and CR00 or TI0 valid edge	
1	0	0	Clear & start on TI0 valid edge	Match between TM0 and CR00	
1	0	1		Match between TM0 and CR00 or TI0 valid edge	
1	1	0	Clear & start on match between TM0 and CR00	Match between TM0 and CR00	
1	1	1		Match between TM0 and CR00 or TI0 valid edge	

- Cautions 1. Switch the clear mode and the TO0 output timing after stopping the timer operation (by setting TMC01 to TMC03 to 0, 0, 0).
 - 2. The valid edge of the TI0/INTP0 pin is specified by the external interrupt mode register (INTM0) and the sampling clock frequency is selected by the sampling clock select register (SCS).
 - 3. When using the PWM mode, set the PWM mode and then set data to CR00.

Remark TO0: 16-bit timer/event counter output pin

TI0: 16-bit timer/event counter input pin

TM0: 16-bit timer register CR00: Compare register 00


(3) 16-bit timer output control register (TOC0)

This register controls the operation of the 16-bit timer/event counter output controller. It sets/resets the R-S type flip-flop (LV0), sets the active level in PWM mode, and enables/disables inversion in modes other than PWM mode and data output mode.

TOC0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TOC0 to 00H.

Figure 6-6. Format of 16-Bit Timer Output Control Register



Cautions 1. Timer operation must be stopped before setting TOC0.

2. If LVS0 and LVR0 are read after data is set, they will be 0.

(4) Port mode register 3 (PM3)


This register sets port 3 input/output in 1-bit units.

When using the P30/TO0 pin for timer output, set PM30 and the output latch of P30 to 0.

PM3 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM3 to FFH.

Figure 6-7. Format of Port Mode Register 3




(5) External interrupt mode register (INTM0)

This register is used to set the INTP0 to INTP2 and TI0 valid edges. INTM0 is set with an 8-bit memory manipulation instruction. RESET input sets INTM0 to 00H.

Remarks 1. The INTP0 pin is also used as TI0/P00.

2. The valid edge of INTP3 is fixed to the falling edge.

Figure 6-8. Format of External Interrupt Mode Register



Caution When using the INTP0/TI0/P00 pin as a timer input pin (TI0), stop the operation of the 16-bit timer by clearing bits 1 to 3 (TMC01 to TMC03) of the 16-bit timer mode control register (TMC0) to 0, 0, 0, before setting the valid edge of TI0. When using the INTP0/TI0/P00 pin as an external interrupt input pin (INTP0), the valid edge of INTP0 may be set while the 16-bit timer is operating.


(6) Sampling clock select register (SCS)

This register sets the clock to be used for sampling the valid edge input to INTP0. When remote controlled reception is carried out using INTP0, digital noise is eliminated using the sampling clock.

SCS is set with an 8-bit memory manipulation instruction.

RESET input sets SCS to 00H.

Figure 6-9. Format of Sampling Clock Select Register



Caution $f_x/2^{N+1}$ is the clock supplied to the CPU, and $f_x/2^6$ and $f_x/2^7$ are clocks supplied to peripheral hardware. $f_x/2^{N+1}$ is stopped in HALT mode.

- Remarks 1. N: Value set in bits 0 to 2 (PCC0 to PCC2) of the processor clock control register (PCC) (N = 0 to 4)
 - 2. fx: Main system clock oscillation frequency
 - **3.** Figures in parentheses apply to operation with fx = 5.0 MHz.

6.5 16-Bit Timer/Event Counter Operations

6.5.1 Interval timer operations

By setting bits 2 and 3 (TMC02 and TMC03) of the 16-bit timer mode control register (TMC0) to 1, 1, the 16-bit timer/event counter operates as an interval timer. Interrupt requests are generated repeatedly using the count value set in the 16-bit compare register (CR00) beforehand as the interval.

When the count value of the 16-bit timer register (TM0) matches the value set to CR00, counting continues with the TM0 value cleared to 0 and the interrupt request signal (INTTM0) is generated. CR00 should be set to a value other than 0000H.

The count clock of the 16-bit timer/event counter can be selected using bits 4 to 6 (TCL04 to TCL06) of timer clock select register 0 (TCL0).

For the operation when the value of the compare register is changed during timer count operation, refer to 6.6 16-Bit Timer/Event Counter Operating Precautions (3).




Figure 6-10. Interval Timer Configuration Diagram

Count clock TM0 count value 0000 0001 0000 0001 0000 X 000 · \triangle Count start Clear Clear CR00 Ν Ν Ν INTTM0 Interrupt request acknowledgment | Interrupt request acknowledgment TO0 Interval time Interval time Interval time

Figure 6-11. Interval Timer Operation Timing

Remark Interval time = $(N + 1) \times t$: N = 0001H to FFFFH

Table 6-5. 16-Bit Timer/Event Counter Interval Time

TCL06	TCL05	TCL04	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	0	2 x TI0 input cycle	2 ¹⁶ x TI0 input cycle	TI0 input edge cycle
0	0	1	2 x 1/fx (400 ns)	2 ¹⁶ x 1/fx (13.1 ms)	1/fx (200 ns)
0	1	0	2 ² x 1/fx (800 ns)	2 ¹⁷ x 1/fx (26.2 ms)	2 x 1/fx (400 ns)
0	1	1	2 ³ x 1/fx (1.6 μs)	2 ¹⁸ x 1/fx (52.4 ms)	2 ² x 1/fx (800 ns)
1	0	0	2 ⁴ x 1/fx (3.2 μs)	2 ¹⁹ x 1/fx (104.9 ms)	2 ³ x 1/fx (1.6 μs)
Other than above		ıbove	Setting prohibited		

Remarks 1. fx: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with fx = 5.0 MHz.

6.5.2 PWM output operations

By setting bits 1 to 3 (TMC01 to TMC03) of the 16-bit timer mode control register (TMC0) to 1, 0, 0, the 16-bit timer/ event counter operates as PWM output. Pulses with a duty determined by the value set in the 16-bit compare register (CR00) beforehand are output from the TO0/P30 pin.

Set the active level width of the PWM pulse to the higher 14 bits of CR00. Select the active level using bit 1 (TOC01) of the 16-bit timer output control register (TOC0).

This PWM pulse has a 14-bit resolution. The pulse can be converted to an analog voltage by integrating it with an external low-pass filter (LPF). The PWM pulse has a combination of the basic cycle determined by $2^{8}/\phi$ and the sub-cycle determined by $2^{14}/\phi$ so that the time constant of the external LPF can be shortened. Count clock ϕ can be selected using bits 4 to 6 (TCL04 to TCL06) of timer clock select register 0 (TCL0).

PWM output enable/disable can be selected using bit 0 (TOE0) of TOC0.

- Cautions 1. CR00 should be set after selecting the PWM operation mode.
 - 2. Be sure to write 0 to bits 0 and 1 of CR00.
 - 3. Do not select the PWM operation mode when an external clock is input from the TI0/P00 pin.

By integrating 14-bit resolution PWM pulses with an external low-pass filter, they can be converted to an analog voltage and used for electronic tuning and D/A converter applications, etc.

The analog output voltage (VAN) used for D/A conversion with the configuration shown in Figure 6-12 is as follows.

$$V_{AN} = V_{REF} x \frac{Compare register (CR00) value}{2^{16}}$$

VREF: External switching circuit reference voltage

Figure 6-12. Example of D/A Converter Configuration with PWM Output




Figure 6-13 shows an example in which PWM output is converted to an analog voltage and used in a voltage synthesizer type TV tuner.




Figure 6-13. TV Tuner Application Circuit Example

6.5.3 Pulse width measurement operations

It is possible to measure the pulse width of the signals input to the TI0/P00 pin using the 16-bit timer register (TM0). There are two measurement methods: measuring with the 16-bit timer register (TM0) used in free-running mode, and measuring by restarting the timer in synchronization with the valid edge of the signal input to the TI0/P00 pin.

(1) Pulse width measurement in free-running mode

When the 16-bit timer register (TM0) is operated in free-running mode, if the edge specified by the external interrupt mode register (INTM0) is input, the value of TM0 is taken into the capture register (CR01) and an external interrupt request signal (INTP0) is set.

Any of three edge specifications can be selected—rising, falling, or both edges—by using bits 2 and 3 (ES10 and ES11) of INTM0.

For valid edge detection, sampling is performed at the interval selected by the sampling clock select register (SCS), and a capture operation is only performed when a valid level is detected twice, thus eliminating noise with a short pulse width.

Figure 6-14. Configuration Diagram for Pulse Width Measurement in Free-Running Mode





Figure 6-15. Timing of Pulse Width Measurement Operation in Free-Running Mode (with Both Edges Specified)



(2) Pulse width measurement by means of restart

When input of a valid edge to the TI0/P00 pin is detected, the count value of the 16-bit timer register (TM0) is taken into the 16-bit capture register (CR01), and then the pulse width of the signal input to the TI0/P00 pin is measured by clearing TM0 and restarting the count.

The edge specification can be selected from three types—rising, falling, and both edges—by using bits 2 and 3 (ES10 and ES11) of the external interrupt mode register (INTM0).

For valid edge detection, sampling is performed at the interval selected by the sampling clock select register (SCS), and a capture operation is only performed when a valid level is detected twice, thus eliminating noise with a short pulse width.

Count clock TM0 count value 0001 D0 0000 000 D1 0000 0001 TI0 pin input CR01 captured value D0 D1 INTP0 (D0 + 1) x t(D1 + 1) x t

Figure 6-16. Timing of Pulse Width Measurement Operation by Means of Restart (with Both Edges Specified)

6.5.4 External event counter operation

The external event counter counts the number of external clock pulses input to the TI0/P00 pin using the 16-bit timer register (TM0).

TM0 is incremented each time the valid edge specified by the external interrupt mode register (INTM0) is input. When the TM0 count value matches the 16-bit compare register (CR00) value, TM0 is cleared to 0 and the interrupt request signal (INTTM0) is generated.

Set CR00 to a value other than 0000H (a 1-pulse count operation cannot be performed).

The rising edge, falling edge or both edges can be selected using bits 2 and 3 (ES10 and ES11) of INTM0.

For valid edge detection, sampling is performed at the interval selected by the sampling clock select register (SCS), and a counter operation is only performed when a valid level is detected twice, thus eliminating noise with a short pulse width.

TIO valid edge

16-bit timer register (TM0)


16-bit timer register (TM0)

16-bit capture register (CR01)

Internal bus

Figure 6-17. External Event Counter Configuration Diagram

Figure 6-18. External Event Counter Operation Timing (with Rising Edge Specified)



6.5.5 Square-wave output operation

The 16-bit timer/event counter outputs a square-wave of any frequency with the value preset to the 16-bit compare register (CR00) as the interval.


The TO0/P30 pin output status is reversed at intervals of the count value preset to CR00 by setting bit 0 (TOE0) and bit 1 (TOC01) of the 16-bit timer output control register (TOC0) to 1. This enables a square wave with any selected frequency to be output.

Table 6-6. 16-Bit Timer/Event Counter Square-Wave Output Ranges

TCL06	TCL05	TCL04	Minimum Pulse Width	Maximum Pulse Width	Resolution
0	0	0	2 x TI0 input cycle	2 ¹⁶ x TI0 input cycle	TI0 input edge cycle
0	0	1	2 x 1/fx (400 ns)	2 ¹⁶ x 1/fx (13.1 ms)	1/fx (200 ns)
0	1	0	2 ² x 1/fx (800 ns)	2 ¹⁷ x 1/fx (26.2 ms)	2 x 1/fx (400 ns)
0	1	1	2 ³ x 1/fx (1.6 μs)	2 ¹⁸ x 1/fx (52.4 ms)	2 ² x 1/fx (800 ns)
1	0	0	2 ⁴ x 1/fx (3.2 μs)	2 ¹⁹ x 1/fx (104.9 ms)	2 ³ x 1/fx (1.6 μs)

- Remarks 1. fx: Main system clock oscillation frequency
 - 2. TCL04 to TCL06: Bits 4 to 6 of timer clock select register 0 (TCL0)
 - **3.** Figures in parentheses apply to operation with fx = 5.0 MHz.

Figure 6-19. Square-Wave Output Operation Timing




Note Initial value of TO0 output can be set by bits 2 and 3 (LVR0 and LVS0) of the 16-bit timer output control register (TOC0).

6.6 16-Bit Timer/Event Counter Operating Precautions

(1) Timer start errors

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because the 16-bit timer register (TM0) is started asynchronously to the count pulse.

Figure 6-20. 16-Bit Timer Register Start Timing



(2) 16-bit compare register setting


Set the 16-bit compare register (CR00) to a value other than 0000H.

Thus, when using the 16-bit compare register as an event counter, a one-pulse count operation cannot be carried out.

(3) Operation after compare register change during timer count operation

If the value after the 16-bit compare register (CR00) is changed is smaller than that of the 16-bit timer register (TM0), TM0 continues counting, overflows and then restarts counting from 0. Thus, if the value after CR00 change (M) is smaller than that before change (N), it is necessary to restart the timer after changing CR00.

Figure 6-21. Timing After Compare Register Change During Timer Count Operation



Remark N > X > M

(4) Capture register data retention timing

If the valid edge of the TI0/P00 pin is input during 16-bit capture register (CR01) read, CR01 holds the data without carrying out the capture operation. However, the interrupt request signal (INTTM0) is generated upon detection of the valid edge.




Figure 6-22. Capture Register Data Retention Timing

★ (5) Valid edge setting

When using the INTP0/TI0/P00 pin as a timer input pin (TI0), stop the operation of the 16-bit timer by clearing bits 1 to 3 (TMC01 to TMC03) of the 16-bit timer mode control register (TMC0) to 0, 0, 0, before setting the valid edge of TI0. When using the INTP0/TI0/P00 pin as an external interrupt input pin (INTP0), the valid edge of INTP0 may be set while the 16-bit timer is operating.

CHAPTER 7 8-BIT TIMER/EVENT COUNTER

7.1 8-Bit Timer/Event Counter Functions

The following two modes are available for the 8-bit timer/event counter incorporated in the μ PD780208 Subseries.

- 8-bit timer/event counter mode: Two-channel 8-bit timer/event counter with each channel used separately
- 16-bit timer/event counter mode: Two-channel 8-bit timer/event counter used as 16-bit timer/event counter

7.1.1 8-bit timer/event counter mode

8-bit timer/event counters 1 and 2 (TM1 and TM2) have the following functions.

- Interval timer
- · External event counter
- Square-wave output

(1) 8-bit interval timer

Interrupt requests are generated at the preset time intervals.

Table 7-1. 8-Bit Timer/Event Counter Interval Time

Minimum Interval Time	Maximum Interval Time	Resolution
2 x 1/fx (400 ns)	2° x 1/fx (102.4 μs)	2 x 1/fx (400 ns)
2º x 1/fx (800 ns)	2 ¹⁰ x 1/fx (204.8 μs)	2 ² x 1/fx (800 ns)
2 ³ x 1/fx (1.6 μs)	2 ¹¹ x 1/fx (409.6 μs)	2 ³ x 1/fx (1.6 μs)
2 ⁴ x 1/fx (3.2 μs)	2 ¹² x 1/fx (819.2 μs)	2 ⁴ x 1/fx (3.2 μs)
2 ⁵ x 1/fx (6.4 μs)	2 ¹³ x 1/fx (1.64 ms)	2 ⁵ x 1/fx (6.4 μs)
2 ⁶ x 1/fx (12.8 μs)	2 ¹⁴ x 1/fx (3.28 ms)	2 ⁶ x 1/fx (12.8 μs)
2 ⁷ x 1/fx (25.6 μs)	2 ¹⁵ x 1/fx (6.55 ms)	2 ⁷ x 1/fx (25.6 μs)
2 ⁸ x 1/fx (51.2 μs)	2 ¹⁶ x 1/fx (13.1 ms)	2 ⁸ x 1/f _x (51.2 μs)
2° x 1/fx (102.4 μs)	2 ¹⁷ x 1/fx (26.2 ms)	2° x 1/fx (102.4 μs)
2 ¹⁰ x 1/fx (204.8 μs)	2 ¹⁸ x 1/fx (52.4 ms)	2 ¹⁰ x 1/fx (204.8 μs)
2 ¹² x 1/fx (819.2 μs)	2 ²⁰ x 1/fx (209.7 ms)	2 ¹² x 1/fx (819.2 μs)

Remarks 1. fx: Main system clock oscillation frequency

(2) External event counter

The number of pulses of an externally input signal can be measured.

(3) Square-wave output

A square wave with any selected frequency can be output.

Table 7-2. 8-Bit Timer/Event Counter Square-Wave Output Ranges

Minimum Pulse Width	Maximum Pulse Width	Resolution
2 x 1/fx (400 ns)	2° x 1/fx (102.4 μs)	2 x 1/fx (400 ns)
2° x 1/fx (800 ns)	2 ¹⁰ x 1/fx (204.8 μs)	2 ² x 1/fx (800 ns)
2 ³ x 1/fx (1.6 μs)	2 ¹¹ x 1/fx (409.6 μs)	2 ³ x 1/fx (1.6 μs)
2 ⁴ x 1/fx (3.2 μs)	2 ¹² x 1/fx (819.2 μs)	2 ⁴ x 1/fx (3.2 μs)
2 ⁵ x 1/fx (6.4 μs)	2 ¹³ x 1/fx (1.64 ms)	2 ⁵ x 1/fx (6.4 μs)
2 ⁶ x 1/fx (12.8 μs)	2 ¹⁴ x 1/fx (3.28 ms)	2 ⁶ x 1/fx (12.8 μs)
2 ⁷ x 1/fx (25.6 μs)	2 ¹⁵ x 1/fx (6.55 ms)	2 ⁷ x 1/fx (25.6 μs)
2 ⁸ x 1/fx (51.2 μs)	2 ¹⁶ x 1/fx (13.1 ms)	2 ⁸ x 1/fx (51.2 μs)
2° x 1/fx (102.4 μs)	2 ¹⁷ x 1/fx (26.2 ms)	2° x 1/fx (102.4 μs)
2 ¹⁰ x 1/fx (204.8 μs)	2 ¹⁸ x 1/fx (52.4 ms)	2 ¹⁰ x 1/fx (204.8 μs)
2 ¹² x 1/fx (819.2 μs)	2 ²⁰ x 1/fx (209.7 ms)	2 ¹² x 1/fx (819.2 μs)

Remarks 1. fx: Main system clock oscillation frequency

7.1.2 16-bit timer/event counter mode

(1) 16-bit interval timer

Interrupt requests can be generated at the preset time intervals.

Table 7-3. Interval Time When 8-Bit Timer/Event Counter Is Used as 16-Bit Timer/Event Counter

Minimum Interval Time	Maximum Interval Time	Resolution
2 x 1/fx (400 ns)	2 ¹⁷ x 1/fx (26.2 ms)	2 x 1/fx (400 ns)
2° x 1/fx (800 ns)	2 ¹⁸ x 1/fx (52.4 ms)	2 ² x 1/fx (800 ns)
2 ³ x 1/fx (1.6 μs)	2 ¹⁹ x 1/fx (104.9 ms)	2 ³ x 1/fx (1.6 μs)
2 ⁴ x 1/fx (3.2 μs)	2 ²⁰ x 1/fx (209.7 ms)	2 ⁴ x 1/fx (3.2 μs)
2 ⁵ x 1/fx (6.4 μs)	2 ²¹ x 1/fx (419.4 ms)	2 ⁵ x 1/fx (6.4 μs)
2 ⁶ x 1/fx (12.8 μs)	2 ²² x 1/fx (838.9 ms)	2 ⁶ x 1/fx (12.8 μs)
2 ⁷ x 1/fx (25.6 μs)	2 ²³ x 1/fx (1.7 s)	2 ⁷ x 1/fx (25.6 μs)
2 ⁸ x 1/f _x (51.2 μs)	2 ²⁴ x 1/fx (3.4 s)	2 ⁸ x 1/fx (51.2 μs)
2° x 1/fx (102.4 μs)	2 ²⁵ x 1/fx (6.7 s)	2 ⁹ x 1/fx (102.4 μs)
2 ¹⁰ x 1/fx (204.8 μs)	2 ²⁶ x 1/fx (13.4 s)	2 ¹⁰ x 1/fx (204.8 μs)
2 ¹² x 1/fx (819.2 μs)	2 ²⁸ x 1/fx (53.7 s)	2 ¹² x 1/fx (819.2 μs)

Remarks 1. fx: Main system clock oscillation frequency

(2) External event counter

The number of pulses of an externally input signal can be measured.

(3) Square-wave output

A square wave with any selected frequency can be output.

Table 7-4. Square-Wave Output Ranges When 8-Bit Timer/Event Counter Is Used as 16-Bit Timer/Event Counter

Minimum Pulse Width	Maximum Pulse Width	Resolution
2 x 1/fx (400 ns)	2 ¹⁷ x 1/fx (26.2 ms)	2 x 1/fx (400 ns)
2 ² x 1/fx (800 ns)	2 ¹⁸ x 1/f _x (52.4 ms)	2 ² x 1/fx (800 ns)
2 ³ x 1/fx (1.6 μs)	2 ¹⁹ x 1/fx (104.9 ms)	2 ³ x 1/fx (1.6 μs)
2 ⁴ x 1/fx (3.2 μs)	2 ²⁰ x 1/fx (209.7 ms)	2 ⁴ x 1/fx (3.2 μs)
2 ⁵ x 1/fx (6.4 μs)	2 ²¹ x 1/fx (419.4 ms)	2 ⁵ x 1/fx (6.4 μs)
2 ⁶ x 1/fx (12.8 μs)	2 ²² x 1/fx (838.9 ms)	2 ⁶ x 1/fx (12.8 μs)
2 ⁷ x 1/fx (25.6 μs)	2 ²³ x 1/fx (1.7 s)	2 ⁷ x 1/fx (25.6 μs)
2 ⁸ x 1/fx (51.2 μs)	2 ²⁴ x 1/fx (3.4 s)	2 ⁸ x 1/fx (51.2 μs)
2° x 1/fx (102.4 μs)	2 ²⁵ x 1/fx (6.7 s)	2 ⁹ x 1/fx (102.4 μs)
2 ¹⁰ x 1/fx (204.8 μs)	2 ²⁶ x 1/fx (13.4 s)	2 ¹⁰ x 1/fx (204.8 μs)
2 ¹² x 1/fx (819.2 μs)	2 ²⁸ x 1/fx (53.7 s)	2 ¹² x 1/fx (819.2 μs)

Remarks 1. fx: Main system clock oscillation frequency

7.2 8-Bit Timer/Event Counter Configuration

The 8-bit timer/event counter consists of the following hardware.

Table 7-5. 8-Bit Timer/Event Counter Configuration

Item	Configuration
Timer register	8 bits x 2 (TM1, TM2)
Registers	8-bit compare register: 2 (CR10, CR20)
Timer outputs	2 (TO1, TO2)
Control registers	Timer clock select register 1 (TCL1) 8-bit timer mode control register (TMC1) 8-bit timer output control register (TOC1) Port mode register 3 (PM3) ^{Note}

Note Refer to Figure 4-7 Block Diagram of P30 to P37.




Figure 7-1. Block Diagram of 8-Bit Timer/Event Counter

User's Manual U11302EJ4V0UM

Level F/F (LV1)

R

S

TOC11

INV

P31

PM31^{Note}

output latch

Figure 7-2. Block Diagram of 8-Bit Timer/Event Counter Output Controller 1

Note Bit 1 of port mode register 3 (PM3)

Remark The circuitry enclosed by the dotted line is the output controller.




Figure 7-3. Block Diagram of 8-Bit Timer/Event Counter Output Controller 2

Note Bit 2 of port mode register 3 (PM3)

Remarks 1. The circuitry enclosed by the dotted line is the output controller.

2. fsck: Serial clock frequency

(1) 8-bit compare registers (CR10, CR20)

These are 8-bit registers used to compare the value set to CR10 with the 8-bit timer register 1 (TM1) count value, and the value set to CR20 with the 8-bit timer register 2 (TM2) count value, and, if they match, generate an interrupt request (INTTM1 and INTTM2, respectively).

CR10 and CR20 are set with an 8-bit memory manipulation instruction. They cannot be set with a 16-bit memory manipulation instruction. When the compare register is used as an 8-bit timer/event counter, values from 00H to FFH can be set. When the compare register is used as a 16-bit timer/event counter, values from 0000H to FFFFH can be set.

RESET input makes CR10 and CR20 undefined.

- Cautions 1. When using the compare register as a 16-bit timer/event counter, be sure to set data after stopping timer operation.
 - 2. When the values of CR10 and CR20 after changing are smaller than those of the 8-bit timer registers (TM1, TM2), TM1 and TM2 continue to count. When they overflow, counting starts again from 0. Therefore, it is necessary to restart the timer after changing the values of CR10 and CR20 if the values of CR10 and CR20 are smaller than the values before changing.

(2) 8-bit timer registers 1, 2 (TM1, TM2)

These are 8-bit registers used to count count pulses.

When TM1 and TM2 are used in the separate mode, they should be read with an 8-bit memory manipulation instruction. When TM1 and TM2 are used in 16-bit timer mode, the 16-bit timer register (TMS) should be read with a 16-bit memory manipulation instruction.

RESET input sets TM1 and TM2 to 00H.

7.3 8-Bit Timer/Event Counter Control Registers

The following four registers are used to control the 8-bit timer/event counter.

- Timer clock select register 1 (TCL1)
- 8-bit timer mode control register (TMC1)
- 8-bit timer output control register (TOC1)
- Port mode register 3 (PM3)

(1) Timer clock select register 1 (TCL1)

This register sets the count clock of 8-bit timer registers 1 and 2.

TCL1 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL1 to 00H.

Symbol Address After reset R/W TCL1 TCL17 TCL16 TCL15 TCL14 TCL13 TCL12 TCL11 TCL10 FF41H 00H R/W 8-bit timer register 1 count TCL13 TCL12 TCL11 TCL10 clock selection TI1 falling edge TI1 rising edge fx/2 (2.5 MHz) $fx/2^2$ (1.25 MHz) fx/2³ (625 kHz) fx/2⁴ (313 kHz) fx/2⁵ (156 kHz) fx/2⁶ (78.1 kHz) fx/2⁷ (39.1 kHz) fx/2⁸ (19.5 kHz) fx/29 (9.8 kHz) fx/2¹⁰ (4.9 kHz) $fx/2^{12}$ (1.2 kHz) Setting prohibited Other than above 8-bit timer register 2 count TCL17 TCL16 TCL15 TCL14 clock selection TI2 falling edge TI2 rising edge fx/2 (2.5 MHz) $fx/2^2$ (1.25 MHz) $fx/2^3$ (625 kHz) fx/24 (313 kHz) $fx/2^5$ (156 kHz) fx/2⁶ (78.1 kHz) fx/27 (39.1 kHz) fx/2⁸ (19.5 kHz) fx/29 (9.8 kHz) $fx/2^{10}$ (4.9 kHz) fx/2¹² (1.2 kHz) Setting prohibited Other than above

Figure 7-4. Format of Timer Clock Select Register 1

Caution If TCL1 is to be rewritten with data other than identical data, the timer operation must be stopped first.

Remarks 1. fx: Main system clock oscillation frequency

- 2. TI1: 8-bit timer register 1 input pin
- 3. TI2: 8-bit timer register 2 input pin
- **4.** Figures in parentheses apply to operation with fx = 5.0 MHz.


(2) 8-bit timer mode control register (TMC1)

This register enables/stops operation of 8-bit timer registers 1 and 2 and sets the operating mode of 8-bit timer registers 1 and 2.

TMC1 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC1 to 00H.

Figure 7-5. Format of 8-Bit Timer Mode Control Register



Cautions 1. Switch the operating mode after stopping timer operation.

2. When used as 16-bit timer register (TMS), TCE1 should be used for operation enable/stop.

(3) 8-bit timer output control register (TOC1)


This register controls operation of 8-bit timer/event counter output controllers 1 and 2.

It sets/resets the R-S flip-flops (LV1 and LV2) and enables/disables inversion and 8-bit timer output of 8-bit timer registers 1 and 2.

TOC1 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TOC1 to 00H.

Figure 7-6. Format of 8-Bit Timer Output Control Register



Cautions 1. Be sure to set TOC1 after stopping timer operation.

2. After data setting, 0 is read from LVS1, LVS2, LVR1, and LVR2.

(4) Port mode register 3 (PM3)


This register sets port 3 input/output in 1-bit units.

When using the P31/TO1 and P32/TO2 pins for timer output, set PM31, PM32, and the output latches of P31 and P32 to 0.

PM3 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM3 to FFH.

Figure 7-7. Format of Port Mode Register 3



7.4 8-Bit Timer/Event Counter Operations

7.4.1 8-bit timer/event counter mode

(1) Interval timer operations

The 8-bit timer/event counter operates as an interval timer that generates interrupt requests repeatedly at intervals of the count value preset to the 8-bit compare registers (CR10 and CR20).

When the count values of 8-bit timer registers 1 and 2 (TM1 and TM2) match the values set to CR10 and CR20, counting continues with the TM1 and TM2 values cleared to 0 and interrupt request signals (INTTM1 and INTTM2) are generated.

The count clock of TM1 can be selected using bits 0 to 3 (TCL10 to TCL13) of timer clock select register 1 (TCL1). The count clock of TM2 can be selected using bits 4 to 7 (TCL14 to TCL17) of timer clock select register 1 (TCL1).

For the operation when the value of the compare register is changed during timer count operation, refer to 7.5 8-Bit Timer/Event Counter Operating Precautions (3).




Figure 7-8. Interval Timer Operation Timing

Remark Interval time = (N + 1) x t: N = 00H to FFH

Table 7-6. 8-Bit Timer/Event Counter 1 Interval Time

TCL13	TCL12	TCL11	TCL10	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	0	0	TI1 input cycle	28 x TI1 input cycle	TI1 input edge cycle
0	0	0	1	TI1 input cycle	28 x TI1 input cycle	TI1 input edge cycle
0	1	0	1	2 x 1/fx (400 ns)	2 ⁹ x 1/fx (102.4 μs)	2 x 1/fx (400 ns)
0	1	1	0	2 ² x 1/fx (800 ns)	2 ¹⁰ x 1/fx (204.8 μs)	2 ² x 1/fx (800 ns)
0	1	1	1	2 ³ x 1/f _x (1.6 μs)	2 ¹¹ x 1/fx (409.6 μs)	2 ³ x 1/fx (1.6 μs)
1	0	0	0	2 ⁴ x 1/f _x (3.2 μs)	2 ¹² x 1/fx (819.2 μs)	2 ⁴ x 1/fx (3.2 μs)
1	0	0	1	2 ⁵ x 1/f _x (6.4 μs)	2 ¹³ x 1/fx (1.64 ms)	2 ⁵ x 1/fx (6.4 μs)
1	0	1	0	2 ⁶ x 1/f _x (12.8 μs)	2 ¹⁴ x 1/fx (3.28 ms)	2 ⁶ x 1/fx (12.8 μs)
1	0	1	1	2 ⁷ x 1/fx (25.6 μs)	2 ¹⁵ x 1/fx (6.55 ms)	2 ⁷ x 1/fx (25.6 μs)
1	1	0	0	2 ⁸ x 1/f _x (51.2 μs)	2 ¹⁶ x 1/fx (13.1 ms)	28 x 1/fx (51.2 μs)
1	1	0	1	2 ⁹ x 1/f _x (102.4 μs)	2 ¹⁷ x 1/fx (26.2 ms)	2 ⁹ x 1/f _x (102.4 μs)
1	1	1	0	2 ¹⁰ x 1/fx (204.8 μs)	2 ¹⁸ x 1/fx (52.4 ms)	2 ¹⁰ x 1/fx (204.8 μs)
1	1	1	1	2 ¹² x 1/fx (819.2 μs)	2 ²⁰ x 1/fx (209.7 ms)	2 ¹² x 1/fx (819.2 μs)
Other th	Other than above			Setting prohibited		

Remarks 1. fx: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with fx = 5.0 MHz.

Table 7-7. 8-Bit Timer/Event Counter 2 Interval Time

TCL17	TCL16	TCL15	TCL14	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	0	0	TI2 input cycle	28 x TI2 input cycle	TI2 input edge cycle
0	0	0	1	TI2 input cycle	28 x TI2 input cycle	TI2 input edge cycle
0	1	0	1	2 x 1/fx (400 ns)	2 ⁹ x 1/fx (102.4 μs)	2 x 1/fx (400 ns)
0	1	1	0	2 ² x 1/fx (800 ns)	2 ¹⁰ x 1/fx (204.8 μs)	2 ² x 1/fx (800 ns)
0	1	1	1	2 ³ x 1/f _x (1.6 μs)	2 ¹¹ x 1/fx (409.6 μs)	2 ³ x 1/fx (1.6 μs)
1	0	0	0	2 ⁴ x 1/fx (3.2 μs)	2 ¹² x 1/fx (819.2 μs)	2 ⁴ x 1/f _x (3.2 μs)
1	0	0	1	2 ⁵ x 1/fx (6.4 μs)	2 ¹³ x 1/fx (1.64 ms)	2 ⁵ x 1/fx (6.4 μs)
1	0	1	0	2 ⁶ x 1/fx (12.8 μs)	2 ¹⁴ x 1/fx (3.28 ms)	2 ⁶ x 1/fx (12.8 μs)
1	0	1	1	2 ⁷ x 1/fx (25.6 μs)	2 ¹⁵ x 1/fx (6.55 ms)	2 ⁷ x 1/fx (25.6 μs)
1	1	0	0	2 ⁸ x 1/fx (51.2 μs)	2 ¹⁶ x 1/fx (13.1 ms)	2 ⁸ x 1/fx (51.2 μs)
1	1	0	1	2 ⁹ x 1/fx (102.4 μs)	2 ¹⁷ x 1/fx (26.2 ms)	2 ⁹ x 1/fx (102.4 μs)
1	1	1	0	2 ¹⁰ x 1/fx (204.8 μs)	2 ¹⁸ x 1/fx (52.4 ms)	2 ¹⁰ x 1/fx (204.8 μs)
1	1	1	1	2 ¹² x 1/fx (819.2 μs)	2 ²⁰ x 1/fx (209.7 ms)	2 ¹² x 1/fx (819.2 μs)
Other th	Other than above			Setting prohibited		

Remarks 1. fx: Main system clock oscillation frequency


(2) External event counter operation

The external event counter counts the number of external clock pulses input to the TI1/P33 and TI2/P34 pins using 8-bit timer registers 1 and 2 (TM1 and TM2).

TM1 and TM2 are incremented each time the valid edge specified by timer clock select register 1 (TCL1) is input. Either the rising or falling edge can be selected.

When the TM1 and TM2 count values match the values of the 8-bit compare registers (CR10 and CR20), TM1 and TM2 are cleared to 0 and interrupt request signals (INTTM1 and INTTM2) are generated.

Figure 7-9. External Event Counter Operation Timing (with Rising Edge Specified)



Remark N = 00H to FFH

(3) Square-wave output operation

The 8-bit timer/event counter outputs a square wave of any frequency with the value preset to the 8-bit compare register (CR10, CR20) as the interval.

The TO1/P31 or TO2/P32 pin output status is reversed at intervals of the count value preset to CR10 or CR20 by setting bit 0 (TOE1) or bit 4 (TOE2) of the 8-bit timer output control register (TOC1) to 1.

This enables a square wave with any selected frequency to be output.


Table 7-8. 8-Bit Timer/Event Counter Square-Wave Output Ranges

TCL13	TCL12	TCL11	TCL10	Minimum Pulse Width	Maximum Pulse Width	Resolution
0	1	0	1	2 x 1/fx (400 ns)	2° x 1/fx (102.4 μs)	2 x 1/fx (400 ns)
0	1	1	0	2 ² x 1/fx (800 ns)	2 ¹⁰ x 1/fx (204.8 μs)	2° x 1/fx (800 ns)
0	1	1	1	2 ³ x 1/fx (1.6 μs)	2 ¹¹ x 1/fx (409.6 μs)	2 ³ x 1/fx (1.6 μs)
1	0	0	0	2 ⁴ x 1/fx (3.2 μs)	2 ¹² x 1/fx (819.2 μs)	2 ⁴ x 1/fx (3.2 μs)
1	0	0	1	2 ⁵ x 1/fx (6.4 μs)	2 ¹³ x 1/fx (1.64 ms)	2 ⁵ x 1/fx (6.4 μs)
1	0	1	0	2 ⁶ x 1/fx (12.8 μs)	2 ¹⁴ x 1/fx (3.28 ms)	2 ⁶ x 1/fx (12.8 μs)
1	0	1	1	2 ⁷ x 1/fx (25.6 μs)	2 ¹⁵ x 1/fx (6.55 ms)	2 ⁷ x 1/fx (25.6 μs)
1	1	0	0	2 ⁸ x 1/fx (51.2 μs)	2 ¹⁶ x 1/fx (13.1 ms)	2 ⁸ x 1/fx (51.2 μs)
1	1	0	1	2 ⁹ x 1/fx (102.4 μs)	2 ¹⁷ x 1/fx (26.2 ms)	2° x 1/fx (102.4 μs)
1	1	1	0	2 ¹⁰ x 1/fx (204.8 μs)	2 ¹⁸ x 1/fx (52.4 ms)	2 ¹⁰ x 1/fx (204.8 μs)
1	1	1	1	2 ¹² x 1/fx (819.2 μs)	2 ²⁰ x 1/fx (209.7 ms)	2 ¹² x 1/fx (819.2 μs)

Remarks 1. fx: Main system clock oscillation frequency

- 2. TCL10 to TCL13: Bits 0 to 3 of timer clock select register 1 (TCL1)
- **3.** Figures in parentheses apply to operation with fx = 5.0 MHz.

Figure 7-10. Square-Wave Output Operation Timing



Note Initial value of TO1 output can be set using bits 2 and 3 (LVR1 and LVS1) of the 8-bit timer output control register (TOC1).

7.4.2 16-bit timer/event counter mode

When bit 2 (TMC12) of the 8-bit timer mode control register (TMC1) is set to 1, the 16-bit timer/event counter mode is set.

In this mode, the count clock is selected using bits 0 to 3 (TCL10 to TCL13) of the timer clock select register (TCL1). The overflow signal of 8-bit timer/event counter 1 (TM1) is used as the count clock of 8-bit timer/event counter 2 (TM2). Count operation enable/disable in this mode is selected using bit 0 (TCE1) of TMC1.

(1) Interval timer operations

The 8-bit timer/event counter operates as an interval timer that generates interrupt requests repeatedly at intervals of the count value preset to the 8-bit compare registers (CR10 and CR20). When setting a count value, set the value of the higher 8 bits to CR20 and the value of the lower 8 bits to CR10. For the count value (interval time) that can be set, refer to **Table 7-9**.

When the 8-bit timer register 1 (TM1) and CR10 values match and the 8-bit timer register 2 (TM2) and CR20 values match, counting continues with the TM1 and TM2 values cleared to 0 and the interrupt request signal (INTTM2) is generated. For the operation timing of the interval timer, refer to **Figure 7-11**.

The count clock can be selected using bits 0 to 3 (TCL10 to TCL13) of the timer clock select register (TCL1). The overflow signal of TM1 is used as the count clock of TM2.




Figure 7-11. Interval Timer Operation Timing

Remark Interval time = $(N + 1) \times t$: N = 0000H to FFFFH

Caution Even if the 16-bit timer/event counter mode is used, when the TM1 count value matches the CR10 value, an interrupt request (INTTM1) is generated and the F/F of 8-bit timer/event counter output controller 1 is inverted. Thus, when using the 8-bit timer/event counter as a 16-bit interval timer, set the mask flag TMMK1 to 1 to disable INTTM1 acknowledgment.

When reading the 16-bit timer register (TMS) count value, use a 16-bit memory manipulation instruction.

Table 7-9. Interval Time When 2-Channel 8-Bit Timer/Event Counter (TM1 and TM2) Is Used as 16-Bit Timer/Event Counter

TCL13	TCL12	TCL11	TCL10	Minimum Interval Time	Maximum Interval Time	Resolution
0	0	0	0	TI1 input cycle	28 x TI1 input cycle	TI1 input edge cycle
0	0	0	1	TI1 input cycle	28 x TI1 input cycle	TI1 input edge cycle
0	1	0	1	2 x 1/fx (400 ns)	2 ¹⁷ x 1/fx (26.2 ms)	2 x 1/fx (400 ns)
0	1	1	0	2 ² x 1/fx (800 ns)	2 ¹⁸ x 1/fx (52.4 ms)	2 ² x 1/fx (800 ns)
0	1	1	1	2 ³ x 1/fx (1.6 μs)	2 ¹⁹ x 1/fx (104.9 ms)	2 ³ x 1/fx (1.6 μs)
1	0	0	0	2 ⁴ x 1/fx (3.2 μs)	2 ²⁰ x 1/fx (209.7 ms)	2 ⁴ x 1/fx (3.2 μs)
1	0	0	1	2 ⁵ x 1/fx (6.4 μs)	2 ²¹ x 1/fx (419.4 ms)	2 ⁵ x 1/fx (6.4 μs)
1	0	1	0	2 ⁶ x 1/fx (12.8 μs)	2 ²² x 1/fx (838.9 ms)	2 ⁶ x 1/fx (12.8 μs)
1	0	1	1	2 ⁷ x 1/fx (25.6 μs)	2 ²³ x 1/fx (1.7 s)	2 ⁷ x 1/fx (25.6 μs)
1	1	0	0	2 ⁸ x 1/fx (51.2 μs)	2 ²⁴ x 1/fx (3.4 s)	2 ⁸ x 1/fx (51.2 μs)
1	1	0	1	2° x 1/fx (102.4 μs)	2 ²⁵ x 1/fx (6.7 s)	2° x 1/fx (102.4 μs)
1	1	1	0	2 ¹⁰ x 1/fx (204.8 μs)	2 ²⁶ x 1/fx (13.4 s)	2 ¹⁰ x 1/fx (204.8 μs)
1	1	1	1	2 ¹² x 1/fx (819.2 μs)	2 ²⁸ x 1/fx (53.7 s)	2 ¹² x 1/fx (819.2 μs)
Other th	Other than above			Setting prohibited		

Remarks 1. fx: Main system clock oscillation frequency


(2) External event counter operations

The external event counter counts the number of external clock pulses input to the TI1/P33 pin by using the two channels of 8-bit timer registers 1 and 2 (TM1 and TM2).

TM1 is incremented each time the valid edge specified by timer clock select register 1 (TCL1) is input. If TM1 overflows as a result, the overflow signal is used as the count clock, and TM2 is incremented. Either the rising or falling edge can be selected.

When the count value of TM1 and TM2 matches the value of the 8-bit compare registers (CR10 and CR20), both TM1 and TM2 are cleared to 0 and the interrupt request signal (INTTM2) is generated.

Figure 7-12. External Event Counter Operation Timing (with Rising Edge Specified)



Caution Even in the 16-bit timer/event counter mode, an interrupt request (INTTM1) will be generated when the TM1 count value matches the CR10 value, inverting the flip-flop of 8-bit timer/event counter output controller 1. Thus, when using the 8-bit timer/event counters as a 16-bit interval timer, set the mask flag TMMK1 to 1 to disable INTTM1 acknowledgment.

When reading the 16-bit timer register (TMS) count value, use a 16-bit memory manipulation instruction.

(3) Square-wave output operation

Square-wave signals can be generated at the user-specified frequency. The frequency or pulse interval is determined by the value preset in the 8-bit compare registers (CR10 and CR20). To set a count value, set the value of the higher 8 bits to CR20, and the value of the lower 8 bits to CR10.

The TO2/P32 pin output status is reversed at intervals of the count value preset to CR10 and CR20 by setting bit 4 (TOE2) of the 8-bit timer output control register (TOC1) to 1. This enables a square wave with any selected frequency to be output.


Table 7-10. Square-Wave Output Ranges When 2-Channel 8-Bit Timer/Event Counters (TM1 and TM2) Are Used as 16-Bit Timer/Event Counter

TCL13	TCL12	TCL11	TCL10	Minimum Pulse Width	Maximum Pulse Width	Resolution
0	1	0	1	2 x 1/fx (400 ns)	2 ¹⁷ x 1/fx (26.2 ms)	2 x 1/fx (400 ns)
0	1	1	0	2 ² x 1/fx (800 ns)	2 ¹⁸ x 1/fx (52.4 ms)	2 ² x 1/fx (800 ns)
0	1	1	1	2 ³ x 1/fx (1.6 μs)	2 ¹⁹ x 1/fx (104.9 ms)	2 ³ x 1/fx (1.6 μs)
1	0	0	0	2 ⁴ x 1/fx (3.2 μs)	2 ²⁰ x 1/fx (209.7 ms)	2 ⁴ x 1/fx (3.2 μs)
1	0	0	1	2 ⁵ x 1/fx (6.4 μs)	2 ²¹ x 1/fx (419.4 ms)	2 ⁵ x 1/fx (6.4 μs)
1	0	1	0	2 ⁶ x 1/fx (12.8 μs)	2 ²² x 1/fx (838.9 ms)	2 ⁶ x 1/fx (12.8 μs)
1	0	1	1	2 ⁷ x 1/fx (25.6 μs)	2 ²³ x 1/fx (1.7 s)	2 ⁷ x 1/fx (25.6 μs)
1	1	0	0	2 ⁸ x 1/fx (51.2 μs)	2 ²⁴ x 1/fx (3.4 s)	2 ⁸ x 1/fx (51.2 μs)
1	1	0	1	2° x 1/fx (102.4 μs)	2 ²⁵ x 1/fx (6.7 s)	2° x 1/fx (102.4 μs)
1	1	1	0	2 ¹⁰ x 1/fx (204.8 μs)	2 ²⁶ x 1/fx (13.4 s)	2 ¹⁰ x 1/fx (204.8 μs)
1	1	1	1	2 ¹² x 1/fx (819.2 μs)	2 ²⁸ x 1/fx (53.7 s)	2 ¹² x 1/fx (819.2 μs)

Remarks 1. fx: Main system clock oscillation frequency

- 2. TCL10 to TCL13: Bits 0 to 3 of timer clock select register 1 (TCL1)
- **3.** Figures in parentheses apply to operation with fx = 5.0 MHz.

Figure 7-13. Square-Wave Output Operation Timing




7.5 8-Bit Timer/Event Counter Operating Precautions

(1) Timer start error

An error of up to one clock may occur in the time required for a match signal to be generated after timer start. This is because 8-bit timer registers 1 and 2 (TM1 and TM2) are started asynchronously to the count pulse.

Figure 7-14. 8-Bit Timer Register Start Timing



(2) 8-bit compare registers 1 and 2 settings

The 8-bit compare registers (CR10 and CR20) can be set to 00H.

Thus, when an 8-bit compare register is used as an event counter, a one-pulse count operation can be carried out.

When the 8-bit compare registers are used as a 16-bit timer/event counter, write data to CR10 and CR20 after setting bit 0 (TCE1) of the 8-bit timer mode control register (TMC1) to 0 and stopping timer operation.

TI1, TI2 input

CR10, CR20

00H

TM1, TM2 count value

00H

00H

00H

00H


101, TO2

Figure 7-15. External Event Counter Operation Timing

(3) Operation after compare register change during timer count operation

If the values after the 8-bit compare registers (CR10 and CR20) are changed are smaller than those of the 8-bit timer registers (TM1 and TM2), TM1 and TM2 continue counting, overflow and then restart counting from 0. Thus, if the value after CR10 and CR20 (M) change is smaller than that before the change (N), it is necessary to restart the timer after changing CR10 and CR20.

Figure 7-16. Timing After Compare Register Change During Timer Count Operation



Remark N > X > M

CHAPTER 8 WATCH TIMER

8.1 Watch Timer Functions

The watch timer has the following functions.

- Watch timer
- Interval timer

The watch timer and the interval timer can be used simultaneously.

(1) Watch timer

When the 32.768 kHz subsystem clock is used, a flag (WTIF) is set at 0.5-second or 0.25-second intervals. In addition, when the 4.19 MHz (standard: 4.194304 MHz) main system clock is used, a flag (WTIF) is set at 0.5-second or 1-second intervals.

Caution 0.5-second intervals cannot be generated with the 5.0 MHz main system clock. Switch to the 32.768 kHz subsystem clock to generate 0.5-second intervals.

(2) Interval timer

Interrupt requests (INTTM3) are generated at the preset time interval.

Table 8-1. Interval Timer Interval Time

Interval Time	When Operated at fx = 5.0 MHz	When Operated at fx = 4.19 MHz	When Operated at fxT = 32.768 kHz
2 ¹² x 1/fx	819 μs	978 μs	488 μs
2 ¹³ x 1/fx	1.64 ms	1.96 ms	977 μs
2 ¹⁴ x 1/fx	3.28 ms	3.91 ms	1.95 ms
2 ¹⁵ x 1/fx	6.55 ms	7.82 ms	3.91 ms
2 ¹⁶ x 1/fx	13.1 ms	15.6 ms	7.81 ms
2 ¹⁷ x 1/fx	26.2 ms	31.3 ms	15.6 ms

fx: Main system clock oscillation frequency fxr: Subsystem clock oscillation frequency

8.2 Watch Timer Configuration

The watch timer consists of the following hardware.

Table 8-2. Watch Timer Configuration

Item	Configuration
Counter	5 bits x 1
Control registers	Timer clock select register 2 (TCL2) Watch timer mode control register (TMC2)

8.3 Watch Timer Control Registers

The following two registers are used to control the watch timer.

- Timer clock select register 2 (TCL2)
- Watch timer mode control register (TMC2)

(1) Timer clock select register 2 (TCL2) (See Figure 8-2)

This register sets the watch timer count clock.


TCL2 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL2 to 00H.

Remark Besides setting the watch timer count clock, TCL2 sets the watchdog timer count clock and buzzer output frequency.

User's Manual U11302EJ4V0UM

Figure 8-1. Watch Timer Block Diagram



Symbol 2 0 Address After reset R/W TCL2 TCL27 TCL26 TCL25 TCL24 0 TCL22 TCL21 TCL20 FF42H 00H R/W Count clock selection TCL22 TCL21 TCL20 Watchdog timer mode Interval timer mode $fx/2^3$ (625 kHz) fx/2⁴ (313 kHz) 0 0 0 0 0 1 fx/2⁴ (313 kHz) fx/2⁵ (156 kHz) fx/2⁵ (156 kHz) fx/2⁶ (78.1 kHz) 0 0 fx/2⁶ (78.1 kHz) fx/2⁷ (39.1 kHz) 0 1 1 fx/27 (39.1 kHz) fx/2⁸ (19.5 kHz) 1 0 0 fx/2⁸ (19.5 kHz) fx/2⁹ (9.8 kHz) 1 0 1 fx/2¹⁰ (4.9 kHz) fx/2⁹ (9.8 kHz) 1 1 0 fx/2¹² (1.2 kHz) fx/2¹¹ (2.4 kHz) 1 1 1 Watch timer count clock selection Note TCL24 fx/28 (19.5 kHz) 0 fxT (32.768 kHz) 1 TCL27 TCL26 TCL25 Buzzer output frequency selection Buzzer output disabled 0 fx/2¹⁰ (4.9 kHz) 0 0 1 fx/2¹¹ (2.4 kHz) 1 0 1 fx/2¹² (1.2 kHz) 1 1 0 Setting prohibited 1 1 1

Figure 8-2. Format of Timer Clock Select Register 2

Note When using a main system clock of 1.25 MHz or less and the VFD controller/driver, select fx/28 as the count clock for the watch timer.

★ Caution When changing the count clock, be sure to stop operation of the watch timer before rewriting TCL2 (stopping operation is not necessary when rewriting the same data).

Remarks 1. fx: Main system clock oscillation frequency

- 2. fxT: Subsystem clock oscillation frequency
- 3. x: don't care
- **4.** Figures in parentheses apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.


(2) Watch timer mode control register (TMC2)

This register sets the watch timer operating mode, watch flag set time and prescaler interval time and enables/disables prescaler and 5-bit counter operations.

TMC2 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TMC2 to 00H.

Figure 8-3. Format of Watch Timer Mode Control Register



Note Do not frequently clear the prescaler when using the watch timer.

Remarks 1. fw: Watch timer clock frequency (fx/28 or fxT)

8.4 Watch Timer Operations

8.4.1 Watch timer operation

When the 32.768 kHz subsystem clock is used, the timer operates as a watch timer with a 0.5-second or 0.25-second interval. In addition, when the 4.19 MHz main system clock is used, the timer can operate as a watch timer with a 0.5-second or 1-second interval.

The watch timer sets the test input flag (WTIF) to 1 at a constant time interval. The standby state (STOP mode/HALT mode) can be cleared by setting WTIF to 1.

When bit 2 (TMC22) of the watch timer mode control register (TMC2) is set to 0, the 5-bit counter is cleared and the count operation stops.

For simultaneous operation of the interval timer, zero-second start can be achieved by setting TMC22 to 1 again after setting TMC22 to 0 (maximum error: 26.2 ms when operated at 5.0 MHz).

8.4.2 Interval timer operation

The watch timer operates as an interval timer that generates interrupt requests repeatedly at an interval of the preset count value.

The interval time can be selected using bits 4 to 6 (TMC24 to TMC26) of the watch timer mode control register (TMC2).

Table 8-3. Interval Timer Interval Time

TMC26	TMC25	TMC24	Interval Time	When Operated at fx = 5.0 MHz	When Operated at fx = 4.19 MHz	When Operated at fxT = 32.768 kHz
0	0	0	2 ⁴ x 1/fw	819 <i>μ</i> s	978 μs	488 μs
0	0	1	2 ⁵ x 1/fw	1.64 ms	1.96 ms	977 μs
0	1	0	2 ⁶ x 1/fw	3.28 ms	3.91 ms	1.95 ms
0	1	1	2 ⁷ x 1/fw	6.55 ms	7.82 ms	3.91 ms
1	0	0	28 x 1/fw	13.1 ms	15.6 ms	7.81 ms
1	0	1	29 x 1/fw	26.2 ms	31.3 ms	15.6 ms
Other than above			Setting prohibited			

fx: Main system clock oscillation frequency

fxT: Subsystem clock oscillation frequency

fw: Watch timer clock frequency (fx/28 or fxT)

CHAPTER 9 WATCHDOG TIMER

9.1 Watchdog Timer Functions

The watchdog timer has the following functions.

- · Watchdog timer
- Interval timer

Caution Select the watchdog timer mode or the interval timer mode using the watchdog timer mode register (WDTM) (the watchdog timer and interval timer cannot be used at the same time).

(1) Watchdog timer mode

This mode detects an inadvertent program loop. Upon detection of the program loop, a non-maskable interrupt request or $\overline{\mathsf{RESET}}$ can be generated.

Table 9-1. Watchdog Timer Program Loop Detection Time

Program Loop Detection Time	When Operated at fx = 5.0 MHz	Program Loop Detection Time	When Operated at fx = 5.0 MHz
2 ¹¹ x 1/fx	410 μs	2 ¹⁵ x 1/fx	6.55 ms
2 ¹² x 1/fx	819 μs	2 ¹⁶ x 1/fx	13.1 ms
2 ¹³ x 1/fx	1.64 ms	2 ¹⁷ x 1/fx	26.2 ms
2 ¹⁴ x 1/fx	3.28 ms	2 ¹⁹ x 1/fx	104.9 ms

fx: Main system clock oscillation frequency

(2) Interval timer mode

Interrupt requests are generated at the preset time intervals.

Table 9-2. Interval Time

Interval Time	When Operated at fx = 5.0 MHz	Interval Time	When Operated at fx = 5.0 MHz
2 ¹² x 1/fx	819 μs	2 ¹⁶ x 1/fx	13.1 ms
2 ¹³ x 1/fx	1.64 ms	2 ¹⁷ x 1/fx	26.2 ms
2 ¹⁴ x 1/fx	3.28 ms	2 ¹⁸ x 1/fx	52.4 ms
2 ¹⁵ x 1/fx	6.55 ms	2 ²⁰ x 1/fx	210 ms

fx: Main system clock oscillation frequency


9.2 Watchdog Timer Configuration

The watchdog timer consists of the following hardware.

Table 9-3. Watchdog Timer Configuration

Item	Configuration		
Control registers	Timer clock select register 2 (TCL2) Watchdog timer mode register (WDTM)		

Figure 9-1. Watchdog Timer Block Diagram



9.3 Watchdog Timer Control Registers

The following two registers are used to control the watchdog timer.

- Timer clock select register 2 (TCL2)
- Watchdog timer mode register (WDTM)

(1) Timer clock select register 2 (TCL2)

This register sets the watchdog timer count clock.

TCL2 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL2 to 00H.

Remark Besides setting the watchdog timer count clock, TCL2 sets the watch timer count clock and buzzer output clock.

Symbol 7 5 0 R/W Address After reset TCL2 TCL27 TCL26 TCL25 TCL24 TCL22 TCL21 TCL20 FF42H 00H R/W Count clock selection TCL22 TCL21 TCL20 Interval timer mode Watchdog timer mode $fx/2^3$ (625 kHz) fx/2⁴ (313 kHz) 0 0 0 fx/2⁴ (313 kHz) 0 1 fx/2⁵ (156 kHz) 0 fx/2⁵ (156 kHz) fx/2⁶ (78.1 kHz) 0 1 0 fx/2⁶ (78.1 kHz) fx/2⁷ (39.1 kHz) 0 1 1 fx/27 (39.1 kHz) fx/2⁸ (19.5 kHz) 1 1 0 fx/28 (19.5 kHz) fx/2⁹ (9.8 kHz) fx/2¹⁰ (4.9 kHz) 1 fx/2⁹ (9.8 kHz) 1 0 fx/2¹² (1.2 kHz) fx/2¹¹ (2.4 kHz) 1 1 Watch timer count clock selection Note TCL24 fx/28 (19.5 kHz) 0 1 fxT (32.768 kHz) TCL27 TCL26 TCL25 Buzzer output frequency selection Buzzer output disabled 0 х Х $fx/2^{10}$ (4.9 kHz) 0 0 1 fx/2¹¹ (2.4 kHz) 1 1 fx/2¹² (1.2 kHz) 1 1 0 1 1 1 Setting prohibited

Figure 9-2. Format of Timer Clock Select Register 2

Note $fx/2^8$ must be selected as the watch timer count clock when using a main system clock of 1.25 MHz or less and the VFD controller/driver.

★ Caution Changing the count clock (rewriting TCL20 to TCL22) after watchdog timer operation has started is prohibited.

Remarks 1. fx: Main system clock oscillation frequency

2. fxT: Subsystem clock oscillation frequency

3. x: don't care

4. Figures in parentheses apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.

(2) Watchdog timer mode register (WDTM)

This register sets the watchdog timer operating mode and enables/disables counting. WDTM is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets WDTM to 00H.

Symbol 6 5 4 3 2 0 Address After reset R/W <7> **WDTM** RUN 0 WDTM4 WDTM3 0 0 0 FFF9H 00H R/W 0 WDTM4 | WDTM3 Watchdog timer operating mode selection Note 1 Interval timer mode Note 2 0 (Maskable interrupt request occurs upon Х generation of an overflow.) Watchdog timer mode 1 0 1 (Non-maskable interrupt request occurs upon generation of an overflow.) Watchdog timer mode 2 1 1 (Reset operation is activated upon generation of an overflow.) Watchdog timer operation selection Note 3 RUN 0 Count stop Counter is cleared and counting starts.

Figure 9-3. Format of Watchdog Timer Mode Register

- Notes 1. Once set to 1, WDTM3 and WDTM4 cannot be cleared to 0 by software.
 - 2. Starts operation as an interval timer as soon as RUN is set to 1.
 - 3. Once set to 1, RUN cannot be cleared to 0 by software. Thus, once counting starts, it can only be stopped by RESET input.
- Cautions 1. When RUN is set to 1 so that the watchdog timer is cleared, the actual overflow time is up to 0.5% shorter than the time set by timer clock select register 2 (TCL2).
 - 2. When using watchdog timer mode 1 and 2, make sure that the interrupt request flag (TMIF4) is set to 0 before setting WDTM4 to 1. If WDTM4 is set to 1 while TMIF4 is 1, a non-maskable interrupt request occurs regardless of the contents of WDTM3.

Remark x: don't care

9.4 Watchdog Timer Operations

9.4.1 Watchdog timer operation

When bit 4 (WDTM4) of the watchdog timer mode register (WDTM) is set to 1, the watchdog timer operates to detect an inadvertent program loop.

The watchdog timer count clock (program loop detection time interval) can be selected using bits 0 to 2 (TCL20 to TCL22) of timer clock select register 2 (TCL2).

The watchdog timer starts by setting bit 7 (RUN) of WDTM to 1. After the watchdog timer is started, set RUN to 1 within the set program loop detection time interval. The watchdog timer can be cleared and counting is started by setting RUN to 1. If RUN is not set to 1 and the program loop detection time elapses, a system reset or a non-maskable interrupt request is generated according to the value of WDTM bit 3 (WDTM3).

The watchdog timer continues operating in the HALT mode but it stops in the STOP mode. Thus, set RUN to 1 before the STOP mode is set, clear the watchdog timer and then execute the STOP instruction.

- Cautions 1. The actual program loop detection time may be shorter than the set time by a maximum of 0.5%.
 - 2. When the subsystem clock is selected for the CPU clock, the watchdog timer count operation is stopped.

TCL22 TCL21 TCL20 Program Loop Detection Time fx = 5.0 MHz0 211 x 1/fx 0 0 410 μs 0 212 x 1/fx 819 μs 0 0 213 x 1/fx 1.64 ms 1 0 1 1 214 x 1/fx 3.28 ms 1 0 0 215 x 1/fx 6.55 ms 0 1 1 216 x 1/fx 13.1 ms 1 1 0 217 x 1/fx 26.2 ms

105.0 ms

219 x 1/fx

Table 9-4. Watchdog Timer Program Loop Detection Time

fx: Main system clock oscillation frequency

1

1

1

9.4.2 Interval timer operation

The watchdog timer operates as an interval timer that generates interrupt requests repeatedly at intervals of the preset count value when bit 4 (WDTM4) of the watchdog timer mode register (WDTM) is cleared to 0.

The count clock (interval time) can be selected by bits 0 to 2 (TCL20 to TCL22) of timer clock select register 2 (TCL2). By setting bit 7 (RUN) of WDTM to 1, the watchdog timer starts operation as an interval timer.

When the watchdog timer operates as an interval timer, the interrupt mask flag (TMMK4) and priority specification flag (TMPR4) are validated and a maskable interrupt request (INTWDT) can be generated. Among the maskable interrupt requests, INTWDT has the highest default priority.

The interval timer continues operating in the HALT mode but it stops in the STOP mode. Thus, set RUN to 1 before the STOP mode is set, clear the interval timer and then execute the STOP instruction.

- Cautions 1. Once bit 4 (WDTM4) of WDTM is set to 1 (with the watchdog timer mode selected), the interval timer mode is not set unless RESET input is applied.
 - 2. The interval time just after setting by WDTM may be shorter than the set time by a maximum of 0.5%.
 - 3. When the subsystem clock is selected for the CPU clock, the watchdog timer count operation is stopped.

TCL22 TCL21 TCL20 fx = 5.0 MHzInterval Time 0 212 x 1/fx $819 \mu s$ $2^{13} \times 1/f_X$ 0 0 1 1.64 ms 0 214 x 1/fx 3.28 ms 1 0 1 1 215 x 1/fx 6.55 ms 1 0 0 $2^{16} \times 1/f_X$ 13.1 ms 217 x 1/fx 1 0 26.2 ms 1 218 x 1/fx 1 1 0 52.4 ms

210.0 ms

 $2^{20} \times 1/f_X$

Table 9-5. Interval Timer Interval Time

fx: Main system clock oscillation frequency

1

1

1

CHAPTER 10 CLOCK OUTPUT CONTROLLER

10.1 Clock Output Controller Functions

The clock output controller is used for carrier output during remote controlled transmission and clock output for supply to a peripheral LSI. The clock selected by timer clock select register 0 (TCL0) is output from the PCL/P35 pin.


Follow the procedure below to output clock pulses.

- [1] Select the clock pulse output frequency (with clock pulse output disabled) using bits 0 to 3 (TCL00 to TCL03) of TCL0.
- [2] Set the P35 output latch to 0.
- [3] Set bit 5 (PM35) of port mode register 3 (PM3) to 0 (set to output mode).
- [4] Set bit 7 (CLOE) of TCL0 to 1.

Caution Clock output cannot be used when the P35 output latch is set to 1.

Remark When clock output enable/disable is switched, the clock output controller does not output pulses with small widths (see the mark * in **Figure 10-1**).

Figure 10-1. Remote Controlled Output Application Example




10.2 Clock Output Controller Configuration

The clock output controller consists of the following hardware.

Table 10-1. Clock Output Controller Configuration

Item	Configuration
Control registers	Timer clock select register 0 (TCL0) Port mode register 3 (PM3)

Figure 10-2. Clock Output Controller Block Diagram



10.3 Clock Output Function Control Registers

The following two registers are used to control the clock output function.

- Timer clock select register 0 (TCL0)
- Port mode register 3 (PM3)

(1) Timer clock select register 0 (TCL0)

This register sets the PCL output clock.

TCL0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets TCL0 to 00H.

Remark Besides setting the PCL output clock, TCL0 sets the 16-bit timer register count clock.

Symbol <7> 1 Address After reset R/W TCL0 CLOE TCL06 TCL05 TCL04 TCL03 TCL02 TCL01 TCL00 FF40H 00H R/W TCL03 TCL02 TCL01 TCL00 PCL output clock selection fxt (32.768 kHz) 0 0 0 0 fx/2³ (625 kHz) 1 0 0 0 fx/24 (313 kHz) 1 fx/2⁵ (156 kHz) 0 0 fx/2⁶ (78.1 kHz) 1 0 1 0 1 fx/2⁷ (39.1 kHz) 0 fx/28 (19.5 kHz) 1 n 0 Setting prohibited Other than above 16-bit timer register count clock TCL06 TCL05 TCL04 selection TI0 (valid edge specifiable) 0 0 0 O n fx (5.0 MHz) 1 fx/2 (2.5 MHz) 0 $fx/2^2$ (1.25 MHz) 0 1 1 $fx/2^3$ (625 kHz) 0 0 Other than above Setting prohibited PCL output control CLOE Output disabled 0 1 Output enabled

Figure 10-3. Format of Timer Clock Select Register 0

- Cautions 1. The TI0/P00/INTP0 pin valid edge is set by the external interrupt mode register (INTM0), and the sampling clock frequency is selected by the sampling clock select register (SCS).
 - 2. When enabling PCL output, set TCL00 to TCL03, then set CLOE to 1 with a 1-bit memory manipulation instruction.
 - 3. To read the count value when TIO has been specified as the TMO count clock, the value should be read from TMO, not from the 16-bit capture register (CR01).
 - 4. If TCL0 is to be rewritten with data other than identical data, the timer operation must be stopped first.
- Remarks 1. fx: Main system clock oscillation frequency
 - 2. fxt: Subsystem clock oscillation frequency
 - 3. TIO: 16-bit timer/event counter input pin
 - 4. TM0: 16-bit timer register
 - **5.** Figures in parentheses apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.

(2) Port mode register 3 (PM3)


This register sets port 3 input/output in 1-bit units.

When using the P35/PCL pin for clock output, set PM35 and the output latch of P35 to 0.

PM3 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM3 to FFH.

Figure 10-4. Format of Port Mode Register 3



CHAPTER 11 BUZZER OUTPUT CONTROLLER

11.1 Buzzer Output Controller Functions

The buzzer output controller outputs a 1.2 kHz, 2.4 kHz, or 4.9 kHz frequency square-wave. The buzzer frequency selected by timer clock select register 2 (TCL2) is output from the BUZ/P36 pin.

Follow the procedure below to output the buzzer frequency.

- [1] Select the buzzer output frequency using bits 5 to 7 (TCL25 to TCL27) of TCL2.
- [2] Set the P36 output latch to 0.
- [3] Set bit 6 (PM36) of port mode register 3 (PM3) to 0 (set to output mode).

Caution Buzzer output cannot be used when the P36 output latch is set to 1.


11.2 Buzzer Output Controller Configuration

The buzzer output controller consists of the following hardware.

Table 11-1. Buzzer Output Controller Configuration

Item	Configuration
Control registers	Timer clock select register 2 (TCL2) Port mode register 3 (PM3)

Figure 11-1. Buzzer Output Controller Block Diagram



11.3 Buzzer Output Function Control Registers

The following two registers are used to control the buzzer output function.

- Timer clock select register 2 (TCL2)
- Port mode register 3 (PM3)

(1) Timer clock select register 2 (TCL2)

This register sets the buzzer output frequency.

TCL2 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL2 to 00H.

Remark Besides setting the buzzer output frequency, TCL2 sets the watch timer count clock and the watchdog timer count clock.

Symbol 2 0 Address After reset R/W TCL2 TCL27 TCL26 TCL25 TCL24 TCL22 TCL21 TCL20 0 FF42H 00H R/W Count clock selection TCL22 TCL21 TCL20 Watchdog timer mode Interval timer mode 0 0 $fx/2^3$ (625 kHz) $fx/2^4$ (313 kHz) fx/24 (313 kHz) $fx/2^5$ (156 kHz) 0 0 1 fx/2⁵ (156 kHz) fx/2⁶ (78.1 kHz) 0 1 0 fx/2⁶ (78.1 kHz) $fx/2^7$ (39.1 kHz) 0 1 1 fx/27 (39.1 kHz) fx/28 (19.5 kHz) 1 0 0 $fx/2^9$ (9.8 kHz) 1 0 1 fx/28 (19.5 kHz) fx/2¹⁰ (4.9 kHz) fx/2⁹ (9.8 kHz) 1 0 1 fx/2¹¹ (2.4 kHz) fx/2¹² (1.2 kHz) 1 1 TCL24 Watch timer count clock selection fx/28 (19.5 kHz) 0 fxt (32.768 kHz) 1 TCL27 TCL26 TCL25 Buzzer output frequency selection Buzzer output disabled 0 Х Х $fx/2^{10}$ (4.9 kHz) 1 0 0 fx/2¹¹ (2.4 kHz) 1 0 1 $fx/2^{12}$ (1.2 kHz) 1 1 0 Setting prohibited 1 1 1

Figure 11-2. Format of Timer Clock Select Register 2

Cautions 1. Be sure to stop operation of the watch timer or buzzer to be changed before rewriting TCL2 (stopping operation is not necessary when rewriting the same data).
The operation is stopped by the following methods.

- Buzzer output: Input 0 to bit 7 (TCL27) of TCL2
- Watch timer: Input 0 to bit 2 (TMC22) of the watch timer mode control register (TMC2)
- Changing the count clock (rewriting TCL20 to TCL22) after watchdog timer operation has started is prohibited.

Remarks 1. fx: Main system clock oscillation frequency

- 2. fxT: Subsystem clock oscillation frequency
- 3. x: don't care
- **4.** Figures in parentheses apply to operation with fx = 5.0 MHz or fxT = 32.768 kHz.

(2) Port mode register 3 (PM3)


This register sets port 3 input/output in 1-bit units.

When using the P36/BUZ pin for buzzer output, set PM36 and the output latch of P36 to 0.

PM3 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM3 to FFH.

Figure 11-3. Format of Port Mode Register 3



CHAPTER 12 A/D CONVERTER

12.1 A/D Converter Functions

The A/D converter converts an analog input into a digital value. It consists of 8 channels (ANI0 to ANI7) with an 8-bit resolution.

The conversion method is based on successive approximation and the conversion result is held in the 8-bit A/D conversion result register (ADCR).

A/D conversion can be started in the following two ways.

(1) Hardware start

Conversion is started by trigger input (INTP3).

(2) Software start

Conversion is started by setting the A/D converter mode register (ADM).

Select one channel of analog input from ANI0 to ANI7 and carry out A/D conversion. In the case of a hardware start, when A/D conversion finishes, the A/D converter stops and an interrupt request (INTAD) is generated. In the case of a software start, the A/D conversion operation is repeated. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.

12.2 A/D Converter Configuration

The A/D converter consists of the following hardware.

Table 12-1. A/D Converter Configuration

Item	Configuration
Analog input	8 channels (ANI0 to ANI7)
Control registers	A/D converter mode register (ADM) A/D converter input select register (ADIS)
Registers	Successive approximation register (SAR) A/D conversion result register (ADCR)

Internal bus A/D converter input select register ADIS3 ADIS2 ADIS1 ADIS0 4 Series resistor string O AVDD ANI0/P10 ⊚ ANI1/P11 ◎ Sample & hold circuit Selector Note 1 Selector Note 2 Voltage ANI2/P12 🔘 Tap selector comparator ANI3/P13 ⊚ O AVREF ANI4/P14 ⊚ ANI5/P15 © ANI6/P16 ⊚ Successive approximation ANI7/P17 ⊚ O AVss register (SAR) **∤**3 ADM1 to ADM3 Falling edge INTP3/P03 ⊚ detector Controller ➤ INTAD ► INTP3 Trigger enable A/D conversion CS FR0 result register **TRG** FR1 ADM3 ADM2 ADM1 (ADCR) A/D converter mode register Internal bus

Figure 12-1. A/D Converter Block Diagram

- Notes 1. Selector to select the number of channels to be used for analog input
 - 2. Selector to select the channel for A/D conversion

(1) Successive approximation register (SAR)

This register compares the analog input voltage value to the voltage tap (compare voltage) value applied from the series resistor string and holds the result from the most significant bit (MSB).

When up to the least significant bit (LSB) is held (end of A/D conversion), the SAR contents are transferred to the A/D conversion result register (ADCR).

(2) A/D conversion result register (ADCR)

This register holds the A/D conversion result. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register (SAR).

ADCR is read with an 8-bit memory manipulation instruction.

RESET input makes ADCR undefined.

(3) Sample & hold circuit

The sample & hold circuit samples each analog input signal sequentially applied from the input circuit and sends it to the voltage comparator. This circuit holds the sampled analog input voltage value during A/D conversion.

(4) Voltage comparator

The voltage comparator compares the analog input with the series resistor string output voltage.

(5) Series resistor string

The series resistor string is connected between AVREF and AVss and generates a voltage to be compared with the analog input.

(6) ANIO to ANI7 pins

These are 8-channel analog input pins used to input the analog signals to undergo A/D conversion to the A/D converter.

Except for the analog input pins selected by the A/D converter input select register (ADIS), these pins can be used as I/O port pins.

- Cautions 1. Use ANI0 to ANI7 input voltages within the specified range. If a voltage higher than or equal to AVREF or lower than or equal to AVss is applied (even if within the absolute maximum ratings), the converted value of the corresponding channel becomes undefined and may adversely affect the converted values of other channels.
 - 2. The analog input pins ANI0 to ANI7 also function as I/O port (port 1) pins. Pins used as analog inputs should be set to the input mode. When A/D conversion is performed with any of pins ANI0 to ANI7 selected, be sure not to execute an instruction that inputs data to port 1 while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.

(7) AVREF pin

This pin inputs the A/D converter reference voltage.

It converts signals input to ANI0 to ANI7 into digital signals according to the voltage applied between AVREF and AVSS.

Caution A series resistor string of approximately 10 k Ω is connected between the AVREF pin and the AVss pin. Therefore, if the output impedance of the reference voltage source is high, this will result in series connection to the series resistor string between the AVREF pin and the AVss pin, and there will be a large reference voltage error.

(8) AVss pin

Ground potential pin of the A/D converter. It must be at the same level as the Vss pin even if the A/D converter is not used.

(9) AVDD pin

Analog power supply pin of the A/D converter. It must be at the same level as the V_{DD} pin even if the A/D converter is not used.

12.3 A/D Converter Control Registers

The following two registers are used to control the A/D converter.

- A/D converter mode register (ADM)
- A/D converter input select register (ADIS)

(1) A/D converter mode register (ADM)

This register sets the analog input channel for A/D conversion, conversion time, conversion start/stop, and external trigger.

ADM is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ADM to 01H.

Figure 12-2. Format of A/D Converter Mode Register

Symbol

ADM

 <7>
 <6>
 5
 4
 3
 2
 1
 0
 Address
 After reset
 R/W

 CS
 TRG
 FR1
 FR0
 ADM3
 ADM2
 ADM1
 1
 FF80H
 01H
 R/W

ADM3	ADM2	ADM1	Analog input channel selection
0	0	0	ANI0
0	0	1	ANI1
0	1	0	ANI2
0	1	1	ANI3
1	0	0	ANI4
1	0	1	ANI5
1	1	0	ANI6
1	1	1	ANI7

ED1	FR1 FR0	A/D conversion time selection ^{Note 1}				
FNI		When operated at fx = 5.0 MHz	When operated at fx = 4.19 MHz			
0	0	160/fx (32.0 μs)	160/fx (38.1 μs)			
0	1	80/fx (setting prohibited ^{Note 2})	80/fx (19.1 μs)			
1	0	200/fx (40.0 μs)	200/fx (47.7 μs)			
1	1	Setting prohibited				

TRG	External trigger selection				
0	No external trigger (software start mode)				
1	Conversion started by external trigger (hardware start mode)				

cs	A/D conversion operation control		
0	Operation stop		
1	Operation start		

Notes 1. Set so that the A/D conversion time is 19.1 μ s or more.

2. Setting prohibited because the A/D conversion time is less than 19.1 μ s.

Cautions 1. Bit 0 must be set to 1.

- In order to reduce the power consumption of the A/D converter when the standby function is working, clear bit 7 (CS) of this register to 0 to stop the A/D conversion operation before executing the HALT or STOP instruction.
- 3. When restarting a stopped A/D conversion operation, start the A/D conversion operation after clearing the interrupt request flag (ADIF) to 0.

Remark fx: Main system clock oscillation frequency

(2) A/D converter input select register (ADIS)


This register determines whether the ANI0/P10 to ANI7/P17 pins should be used for analog input channels or ports. The pins that are not selected for analog input pins can be used as I/O port pins.

ADIS is set with an 8-bit memory manipulation instruction.

RESET input sets ADIS to 00H.

- Cautions 1. Set the analog input channel using the following procedure.
 - [1] Set the number of analog input channels using ADIS.
 - [2] Using the A/D converter mode register (ADM), select the channel to undergo A/D conversion among the channels which were set to analog input using ADIS.
 - No internal pull-up resistor can be connected to the channels set to analog input using ADIS, irrespective of the value of bit 1 (PUO1) of the pull-up resistor option register (PUO).

Figure 12-3. Format of A/D Converter Input Select Register



12.4 A/D Converter Operations

12.4.1 Basic operations of A/D converter

- [1] Set the number of analog input channels using the A/D converter input select register (ADIS).
- [2] From among the analog input channels set by ADIS, select the channel for A/D conversion using the A/D converter mode register (ADM).
- [3] The sample & hold circuit samples the voltage input to the selected analog input channel.
- [4] Sampling for the specified period of time sets the sample & hold circuit to the hold state so that the circuit holds the input analog voltage until the end of A/D conversion.
- [5] Bit 7 of the successive approximation register (SAR) is set. The tap selector sets the series resistor string voltage tap to (1/2) AVREF.
- [6] The voltage difference between the series resistor string voltage tap and analog input is compared by the voltage comparator. If the analog input is larger than (1/2) AVREF, the MSB of the SAR remains set. If the input is smaller than (1/2) AVREF, the MSB is reset.
- [7] Next, bit 6 of the SAR is automatically set and the operation proceeds to the next comparison. In this case, the series resistor string voltage tap is selected according to the preset value of bit 7 as described below.
 - Bit 7 = 1: (3/4) AVREF
 - Bit 7 = 0: (1/4) AVREF

The voltage tap and analog input voltage are compared and bit 6 of the SAR is manipulated using the result as follows.

- Analog input voltage ≥ Voltage tap: Bit 6 = 1
- Analog input voltage < Voltage tap: Bit 6 = 0
- [8] Comparison of this sort continues up to bit 0 of the SAR.
- [9] Upon completion of the comparison of 8 bits, an effective digital result value remains in the SAR and the result value is transferred to and latched in the A/D conversion result register (ADCR).

At the same time, the A/D conversion end interrupt request (INTAD) can also be generated.




Figure 12-4. Basic Operation of A/D Converter

A/D conversion operations are performed continuously until bit 7 (CS) of ADM is reset (0) by software. If a write to ADM is performed during an A/D conversion operation, the conversion operation is initialized, and if CS is set (1), conversion starts again from the beginning.

RESET input makes ADCR undefined.

12.4.2 Input voltage and conversion results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and the A/D conversion result (the value stored in the A/D conversion result register (ADCR)) is shown by the following expression.

$$ADCR = INT(\frac{V_{IN}}{AV_{REF}} \times 256 + 0.5)$$

or

$$(\mathsf{ADCR} - 0.5) \times \frac{\mathsf{AV}_{\mathsf{REF}}}{256} \ \le \mathsf{V}_{\mathsf{IN}} < (\mathsf{ADCR} + 0.5) \times \frac{\mathsf{AV}_{\mathsf{REF}}}{256}$$


Remark INT (): Function which returns the integer part of the value in parentheses

VIN: Analog input voltage AVREF: AVREF pin voltage

ADCR: A/D conversion result register (ADCR) value

Figure 12-5 shows the relationship between the analog input voltage and the A/D conversion result.

Figure 12-5. Relationship Between Analog Input Voltage and A/D Conversion Result



mpat voltago//tvnz

12.4.3 A/D converter operating mode

Select one analog input channel from among ANI0 to ANI7 using the A/D converter input select register (ADIS) and A/D converter mode register (ADM) and start A/D conversion.

A/D conversion can be started in the following two ways.

- Hardware start: Conversion is started by trigger input (INTP3).
- · Software start: Conversion is started by setting ADM.

The A/D conversion result is stored in the A/D conversion result register (ADCR) and the interrupt request signal (INTAD) is simultaneously generated.

(1) A/D conversion by hardware start

When bit 6 (TRG) and bit 7 (CS) of the A/D converter mode register (ADM) are set to 1, the A/D conversion standby state is set. When the external trigger signal (INTP3) is input, A/D conversion starts on the voltage applied to the analog input pins specified by bits 1 to 3 (ADM1 to ADM3) of ADM.

At the end of A/D conversion, the conversion result is stored in the A/D conversion result register (ADCR) and the interrupt request signal (INTAD) is generated. After one A/D conversion operation is started and terminated, another operation is not started until a new external trigger signal is input.

If data with CS set to 1 is written to ADM again during A/D conversion, the converter suspends its A/D conversion operation and waits for a new external trigger signal to be input. When the external trigger input signal is reinput, A/D conversion is carried out from the beginning.

If data with CS set to 0 is written to ADM during A/D conversion, the A/D conversion operation stops immediately.




Figure 12-6. A/D Conversion by Hardware Start

Remark n = 0, 1, ..., 7m = 0, 1, ..., 7

(2) A/D conversion by software start

When bit 6 (TRG) and bit 7 (CS) of the A/D converter mode register (ADM) are set to 0 and 1, respectively, A/D conversion starts on the voltage applied to the analog input pins specified by bits 1 to 3 (ADM1 to ADM3) of ADM.

At the end of A/D conversion, the conversion result is stored in the A/D conversion result register (ADCR) and the interrupt request signal (INTAD) is generated. After one A/D conversion operation is started and terminated, the next A/D conversion operation starts immediately. A/D conversion continues repeatedly until new data is written to ADM.

If data with CS set to 1 is written to ADM again during A/D conversion, the converter suspends its A/D conversion operation and starts A/D conversion on the newly written data.

If data with CS set to 0 is written to ADM during A/D conversion, the A/D conversion operation stops immediately.




Figure 12-7. A/D Conversion by Software Start

Remark n = 0, 1, ..., 7m = 0, 1, ..., 7


12.5 A/D Converter Precautions

(1) Power consumption in standby mode

The A/D converter operates on the main system clock. Therefore, its operation stops in STOP mode or in HALT mode with the subsystem clock. As a current still flows in the AVREF pin at this time, this current must be cut in order to minimize the overall system power consumption.

In this example, the power consumption can be reduced if a low level is output to the output port in the standby mode. However, the actual AVREF voltage is not so accurate and, accordingly, the converted value is not accurate and should be used for relative comparison only.

Figure 12-8. Example of Method of Reducing Power Consumption in Standby Mode



(2) Input range of ANIO to ANI7

The input voltages of ANI0 to ANI7 should be within the specification range. In particular, if a voltage greater than or equal to AV_{REF} or less than or equal to AV_{SS} is input (even if within the absolute maximum rating range), the conversion value for that channel will be undefined, and the conversion values of the other channels may also be affected.

(3) Noise countermeasures

In order to maintain 8-bit resolution, attention must be paid to noise on the AVREF and ANI0 to ANI7 pins. Since the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally as shown in Figure 12-9 in order to reduce noise.

Reference voltage input

AVREF

AVREF

ANIO to ANI7

VDD

AVSS

AVSS

VSS

VSS

Figure 12-9. Analog Input Pin Processing

(4) Pins ANI0/P10 to ANI7/P17

The analog input pins ANI0 to ANI7 also function as I/O port (port 1) pins.

Pins used as analog inputs should be set to the input mode.

When A/D conversion is performed with any of pins ANI0 to ANI7 selected, be sure not to execute an instruction that inputs data to port 1 while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.

(5) AVREF pin input impedance

A series resistor string of approximately 10 $k\Omega$ is connected between the AVREF pin and the AVss pin. Therefore, if the output impedance of the reference voltage source is high, this will result in series connection to the series resistor string between the AVREF pin and the AVss pin, and there will be a large reference voltage error.

(6) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the A/D converter mode register (ADM) is changed. Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result for the analog input before changing and ADIF may be set immediately before rewriting ADM. In this case, if ADIF is read immediately after the rewriting of ADM, ADIF is set despite the fact that A/D conversion of the analog input after changing has not been completed (refer to **Figure 12-10**).

When A/D conversion is stopped, ADIF must be cleared before restarting.




Figure 12-10. A/D Conversion End Interrupt Request Generation Timing

Remark n = 0, 1, ..., 7m = 0, 1, ..., 7

(7) AVDD pin

The AV_{DD} pin is the analog circuit power supply pin, and supplies power to the input circuits of ANI0/P10 to ANI7/P17.

Therefore, be sure to apply the voltage at the same level as V_{DD} as shown in Figure 12-11 even in an application where the power supply is switched to the back-up power supply.




Figure 12-11. AVDD Pin Connection

CHAPTER 13 SERIAL INTERFACE CHANNEL 0

The $\mu PD780208$ Subseries incorporates two clocked serial interface channels.

The differences between channels 0 and 1 are as follows (refer to **CHAPTER 14 SERIAL INTERFACE CHANNEL 1** for details of serial interface channel 1).

Table 13-1. Differences Between Channels 0 and 1

Serial Trai	nsfer Mode	Channel 0	Channel 1	
3-wire serial I/O Clock selection		fx/2², fx/2³, fx/2⁴, fx/2⁵, fx/2⁶, fx/2⁻, fx/2՞, fx/2⁶, external clock, TO2 output	fx/2², fx/2³, fx/2⁴, fx/2⁵, fx/2⁶, fx/2⁻, fx/2՞, fx/2⁶, external clock, TO2 output	
	Transfer method	MSB/LSB switchable as the start bit	MSB/LSB switchable as the start bit Automatic transmit/ receive function	
	Transfer end flag	Serial transfer end interrupt request flag (CSIIF0)	Serial transfer end interrupt request flag (CSIIF1)	
SBI (serial bus interface)		Use possible	None	
2-wire serial I/O				

13.1 Functions of Serial Interface Channel 0

Serial interface channel 0 has the following four modes.

Table 13-2. Modes of Serial Interface Channel 0

Operation Mode	Pins Used	Features	Usage
Operation stop mode	-	Used when serial transfer is not carried out. Power consumption can be reduced.	-
3-wire serial I/O mode	SCKO (serial clock), SOO (serial output), SIO (serial input)	 Input and output lines are independent and they can transfer/receive at the same time, so the data transfer processing time is short. The start bit of 8-bit data to undergo serial transfer is switchable between MSB and LSB. 	These modes are used for connection of peripheral ICs and display controllers that incorporate a clocked serial interface.
SBI mode	SCK0 (serial clock), SB0 or SB1 (serial data bus)	 Enables configuration of serial bus with two signal lines, thus, even when connected to some microcontrollers, the number of ports can be cut and the wiring on the board reduced. High-speed serial interface complying with the NEC Electronics standard bus format. Address, command, and data information sent on the serial bus The wakeup function for handshake and acknowledge and busy signal output function can also be used. 	seriai interface.
2-wire serial I/O mode	SCK0 (serial clock), SB0 or SB1 (serial data bus)	Can cope with any data transfer format by program. Thus, the handshake lines previously necessary for connection of two or more devices can be removed.	

Caution Do not change the operation mode (3-wire serial I/O, 2-wire serial I/O, or SBI) while the operation of serial interface channel 0 is enabled. Stop the serial operation before changing the operation mode.

13.2 Configuration of Serial Interface Channel 0

Serial interface channel 0 consists of the following hardware.


Table 13-3. Configuration of Serial Interface Channel 0

Item	Configuration
Registers	Serial I/O shift register 0 (SIO0) Slave address register (SVA)
Control registers	Timer clock select register 3 (TCL3) Serial operating mode register 0 (CSIM0) Serial bus interface control register (SBIC) Interrupt timing specification register (SINT) Port mode register 2 (PM2) ^{Note}

Note Refer to Figure 4-5 Block Diagram of P20, P21, P23 to P26 and Figure 4-6 Block Diagram of P22 and P27.

User's Manual U11302EJ4V0UM

Figure 13-1. Block Diagram of Serial Interface Channel 0



Remark Output control performs selection between CMOS output and N-ch open-drain output.

(1) Serial I/O shift register 0 (SIO0)

This is an 8-bit register used to carry out parallel/serial conversion and serial transmission/reception (shift operations) in synchronization with the serial clock.

SIO0 is set with an 8-bit memory manipulation instruction.

When bit 7 (CSIE0) of serial operating mode register 0 (CSIM0) is 1, writing data to SIO0 starts serial operation.

In transmission, data written to SIO0 is output to the serial output (SO0) or serial data bus (SB0/SB1). In reception, data is read from the serial input (SI0) or SB0/SB1 to SIO0.

The bus configuration in SBI mode and 2-wire serial I/O mode enables the pin to function as both an input and output pin. Thus, when a device is receiving, write FFH to SIO0 in advance (except when address reception is carried out by setting bit 5 (WUP) of CSIM0 to 1).

In the SBI mode, the busy state can be cleared by writing data to SIO0. In this case, bit 7 (BSYE) of the serial bus interface control register (SBIC) is not cleared to 0.

RESET input makes SIO0 undefined.

(2) Slave address register (SVA)

This is an 8-bit register used to set the slave address value for connection of a slave device to the serial bus. This register is not used in the 3-wire serial I/O mode.

SVA is set with an 8-bit memory manipulation instruction.

The master device outputs a slave address to the connected slave devices for selection of a particular slave device. These two data (the slave address output from the master device and the SVA value) are compared by the address comparator. If they match, the slave device has been selected. In that case, bit 6 (COI) of serial operating mode register 0 (CSIM0) becomes 1.

Address comparison can also be executed on the data of the LSB-masked higher 7 bits by setting bit 4 (SVAM) of the interrupt timing specification register (SINT) to 1.

If no matching is detected in address reception, bit 2 (RELD) of the serial bus interface control register (SBIC) is cleared to 0. The wakeup function can be used by setting bit 5 (WUP) of CSIM0 to 1. In this case, the interrupt request signal (INTCSIO) is generated only when the slave address output by the master matches the value of SVA, and it can be ascertained by this interrupt request that the master is requesting communication. If bit 5 (SIC) of the interrupt timing specification register (SINT) is set to 1, the wakeup function cannot be used even if WUP is set to 1 (an interrupt request signal is generated when bus release is detected). To use the wakeup function, clear SIC to 0.

Further, an error can be detected by using SVA when the device transmits data as a master or slave device in the SBI or 2-wire serial I/O mode.

RESET input makes SVA undefined.

(3) SO0 latch

This latch holds the SI0/SB0/P25 and SO0/SB1/P26 pin levels. It can be directly controlled by software. In the SBI mode, this latch is set at the end of the 8th serial clock.

(4) Serial clock counter

This counter counts the serial clocks to be output and input during transmission/reception and checks whether 8-bit data has been transmitted/received.

(5) Serial clock controller

This circuit controls serial clock supply to serial I/O shift register 0 (SIO0). When the internal system clock is used, the circuit also controls clock output to the $\overline{SCK0/P27}$ pin.

(6) Interrupt request signal generator

This circuit controls interrupt request signal generation. It generates an interrupt request signal in the following cases.

• In the 3-wire serial I/O mode and 2-wire serial I/O mode

This circuit generates an interrupt request signal every eight serial clocks.

• In the SBI mode

When WUPNote is 0 Generates an interrupt request signal every eight serial clocks.

When WUPNote is 1 Generates an interrupt request signal when the serial I/O shift register 0 (SIO0) value matches the slave address register (SVA) value after address reception.

Note WUP is the wakeup function specification bit. It is bit 5 of serial operating mode register 0 (CSIM0). To use the wakeup function (WUP = 1), clear bit 5 (SIC) of the interrupt timing specification register (SINT) to 0.

(7) Busy/acknowledge output circuit and bus release/command/acknowledge detector

These two circuits output and detect various control signals in the SBI mode.

These do not operate in the 3-wire serial I/O mode and 2-wire serial I/O mode.

(8) P27 output latch

This latch generates a serial clock by software at the end of eight serial clocks.

When using serial interface channel 0, set the P27 output latch to 1.

RESET input sets the latch to 0.

13.3 Control Registers of Serial Interface Channel 0

The following four registers are used to control serial interface channel 0.

- Timer clock select register 3 (TCL3)
- Serial operating mode register 0 (CSIM0)
- Serial bus interface control register (SBIC)
- Interrupt timing specification register (SINT)

(1) Timer clock select register 3 (TCL3) (See Figure 13-2.)

This register sets the serial clock of serial interface channel 0.

TCL3 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL3 to 88H.

Remark Besides setting the serial clock of serial interface channel 0, TCL3 sets the serial clock of serial interface channel 1.

(2) Serial operating mode register 0 (CSIM0) (See Figure 13-3.)

This register sets the serial interface channel 0 serial clock, operating mode, operation enable/stop wakeup function and displays the address comparator match signal.

CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM0 to 00H.

Caution Do not change the operation mode (3-wire serial I/O, 2-wire serial I/O, or SBI) while the operation of serial interface channel 0 is enabled. Stop the serial operation before changing the operation mode.

Symbol 0 Address After reset R/W TCL3 TCL37 TCL36 TCL35 TCL34 TCL33 TCL32 TCL31 TCL30 FF43H 88H R/W Serial interface channel 0 TCL33 TCL32 TCL31 TCL30 serial clock selection fx/2² (1.25 MHz) 0 0 1 1 fx/2³ (625 kHz) 0 0 0 fx/24 (313 kHz) 1 fx/2⁵ (156 kHz) 1 0 0 1 fx/2⁶ (78.1 kHz) 1 0 1 0 fx/27 (39.1 kHz) 1 fx/28 (19.5 kHz) 1 1 0 0 fx/29 (9.8 kHz) 0 Setting prohibited Other than above Serial interface channel 1 TCL37 TCL36 TCL35 TCL34 serial clock selection fx/2² (1.25 MHz) 0 0 1 1 fx/2³ (625 kHz) 0 1 0 0 0 fx/24 (313 kHz) fx/2⁵ (156 kHz) 1 0 0 1 fx/2⁶ (78.1 kHz) 1 0 1 0 fx/27 (39.1 kHz) 0 fx/28 (19.5 kHz) 0 1 1 0 fx/2⁹ (9.8 kHz) 0 Setting prohibited Other than above

Figure 13-2. Format of Timer Clock Select Register 3

Caution If TCL3 is to be rewritten with data other than identical data, stop the serial transfer first.

- Remarks 1. fx: Main system clock oscillation frequency
 - **2.** Figures in parentheses apply to operation with fx = 5.0 MHz.

Figure 13-3. Format of Serial Operating Mode Register 0

Symbol	<7>	<6>	<5>	4	3	2	1	0	Address	After reset	R/W
CSIM0	CSIE0	COI	WUP	CSIM 04	CSIM 03	CSIM 02	CSIM 01	CSIM 00	FF60H	00H	R/W ^{Note 1}

R/W	CSIM 01	CSIM 00	Serial interface channel 0 clock selection
	0	х	Input clock to SCK0 pin from off-chip
	1	0	8-bit timer register 2 (TM2) output
	1	1	Clock specified with bits 0 to 3 of timer clock select register 3 (TCL3)

R/W	CSIM 04	CSIM 03	CSIM 02	PM25	P25	PM26	P26	PM27	P27	Operating mode	Start bit	SI0/P25 pin function	SO0/P26 pin function	SCK0/P27 pin function
			0							3-wire serial	MSB	SIO ^{Note 2}	SO0	SCK0
	0	×	1	1 ×	0	0	0	1	I/O mode	LSB	(input)	(CMOS output)	(CMOS I/O)	
	1	0	0	Note 3 ×	Note 3	0	0	0	1	SBI mode MSB	P25 (CMOS I/O)	SB1 (N-ch open-drain I/O)	SCK0 (CMOS I/O)	
		U	1	0	0	Note 3	Note 3 ×	0	1			SB0 (N-ch open-drain I/O)	P26 (CMOS I/O)	
	1	1	0	Note 3 ×	Note 3	0	0	0	1	2-wire serial I/O mode	MSB	P25 (CMOS I/O)	SB1 (N-ch open-drain I/O)	SCK0 (N-ch open-drain I/O)
			1	0	0	Note 3	Note 3	0	1			SB0 (N-ch open-drain I/O)	P26 (CMOS I/O)	

R/W	WUP	Wakeup function control ^{Note 4}
	0	Interrupt request signal generation with each serial transfer in any mode
	1	Interrupt request signal generation when the address received after bus release (when CMDD = RELD = 1) matches the slave address register (SVA) in SBI mode

R	COI	Slave address comparison result flag ^{Note 5}
	0	Slave address register (SVA) not equal to serial I/O shift register 0 (SIO0) data
	1	Slave address register (SVA) equal to serial I/O shift register 0 (SIO0) data

R/W	CSIE0	Serial interface channel 0 operation control
	0	Operation stopped
	1	Operation enabled

- Notes 1. Bit 6 (COI) is a read-only bit.
 - 2. Can be used as P25 (CMOS input) when used only for transmission.
 - 3. Can be used freely as port function.
 - **4.** To use the wakeup function (WUP = 1), clear bit 5 (SIC) of the interrupt timing specification register (SINT) to 0.
 - **5.** COI becomes 0 when CSIE0 = 0.

 $\textbf{Remark} \hspace{0.2cm} \times \hspace{0.2cm} : \hspace{0.2cm} \hspace{0.2cm} \text{don't care}$

PMxx: Port mode register Pxx: Port output latch

(3) Serial bus interface control register (SBIC)

This register sets the serial bus interface operation and displays statuses.

SBIC is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets SBIC to 00H.

Figure 13-4. Format of Serial Bus Interface Control Register (1/2)

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After reset	R/W	
SBIC	BSYE	ACKD	ACKE	ACKT	CMDD	RELD	CMDT	RELT	FF61H	00H	R/W ^{Note}	
R/W	RELT	Used	d for b	us rele	ase sig	nal ou	tput.					
								o 1. Af	ter SO late	ch setting, RE	ELT is automatically cleared to 0.	
		Also	cleare	ed to 0	when (CSIE0	= 0.					
R/W	CMDT	Used	d for c	omman	d signa	al outp	ut.					
					he SO			d to 0.	After SO la	tch clearance	, CMDT is automatically cleared to 0	
		71100	olouic	<i>-</i>	WIIOII	0120	_ 0.					
R	RELD	Bus	releas	e detec	ction							
	Clear conditions (RELD = 0) Set conditions (RELD = 1)						D = 1)					
	When transfer start instruction is executed When bus release signal (REL) is detected.									signal (REL) is detected		
	If SIO0 and SVA values do not match in address reception											
	When CSIE0 = 0 When RESET input is applied											
	• vvn	ien RE	SEIIn	put is a	applied							
R	CMDD	Com	mand	detecti	on							
	Clear	condit	ions (0	CMDD :	= 0)				Set con	ditions (CMD	DD = 1)	
	• Wh	en trar	nsfer s	tart ins	tructior	is exe	ecuted		When command signal (CMD) is detected			
 When bus release signal (REL) is detected When CSIE0 = 0 												
When RESET input is applied The work is applied.												
R/W	ACKT	1		-	-			•		•	edge clock of SCK0 just after	
	l	execution of the instruction to be set to 1, and after acknowledge signal output, ACKT is										

Note Bits 2, 3, and 6 (RELD, CMDD, and ACKD) are read-only bits.

Also cleared to 0 upon start of serial interface transfer or when CSIE0 = 0.

automatically cleared to 0.

Figure 13-4. Format of Serial Bus Interface Control Register (2/2)

R/W	ACKE	Acknowledge signal output control							
	0	Acknowledge signal a	Acknowledge signal automatic output disabled (output with ACKT enabled)						
		Before completion of transfer	The acknowledge signal is output in synchronization with the 9th clock falling edge of $\overline{SCK0}$ (automatically output when ACKE = 1).						
	1	After completion of transfer	The acknowledge signal is output in synchronization with the falling edge of SCKO just after execution of the instruction to be set to 1 (automatically output when ACKE = 1). However, ACKE is not automatically cleared to 0 after acknowledge signal output.						

R	ACKD	Acknowledge detection							
	Clear	conditions (ACKD = 0)	Set conditions (ACKD = 1)						
	bus star	the falling edge of SCK0 immediately after the by mode has been released when a transfer of instruction is executed en CSIE0 = 0 en RESET input is applied	When acknowledge signal (ACK) is detected at the rising edge of SCK0 clock after completion of transfer						

R/W	BSYENote	Synchronizing busy signal output control
		Busy signal which is output in synchronization with the falling edge of SCKO clock just after execution of the instruction to be cleared to 0 is disabled.
	1	Busy signal is output at the falling edge of SCKO clock following the acknowledge signal.

Note Busy mode can be cleared by start of serial interface transfer. However, the BSYE flag is not cleared to 0.

Remarks 1. Bits 0, 1, and 4 (RELT, CMDT, and ACKT) are 0 when read after data setting.

2. CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)


(4) Interrupt timing specification register (SINT)

This register sets the bus release interrupt and address mask functions and displays the $\overline{\text{SCK0}}$ pin level status.

SINT is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets SINT to 00H.

Figure 13-5. Format of Interrupt Timing Specification Register



Notes 1. Bit 6 (CLD) is a read-only bit.

2. When using wakeup function, set SIC to 0.

3. When CSIE0 = 0, CLD becomes 0.

Caution Be sure to set bits 0 to 3 to 0.

Remark SVA: Slave address register

CSIIF0: Interrupt request flag for INTCSI0

CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

13.4 Operations of Serial Interface Channel 0

The following four operating modes are available for serial interface channel 0.

- · Operation stop mode
- 3-wire serial I/O mode
- SBI mode
- 2-wire serial I/O mode

13.4.1 Operation stop mode

Serial transfer is not carried out in the operation stop mode. Thus, power consumption can be reduced. Serial I/O shift register 0 (SIO0) does not carry out shift operations and can be used as an ordinary 8-bit register.

In the operation stop mode, the P25/SI0/SB0, P26/SO0/SB1, and P27/SCK0 pins can be used as ordinary I/O ports.

(1) Register setting

The operation stop mode is set by serial operating mode register 0 (CSIM0).

CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM0 to 00H.

Symbol

	<7>	<6>	<5>	4	3	2	1	0	Address	After reset	R/W
CSIM0	CSIE0	COI	WUP	CSIM04	CSIM03	CSIM02	CSIM01	CSIM00	FF60H	00H	R/W

R/W	CSIE0	Serial interface channel 0 operation control
	0	Operation stopped
	1	Operation enabled

13.4.2 3-wire serial I/O mode operation

The 3-wire serial I/O mode is used for connection of peripheral ICs and display controllers that incorporate a clocked serial interface.

Communication is carried out using three lines: a serial clock ($\overline{SCK0}$), serial output (SO0), and serial input (SI0).

(1) Register setting

The 3-wire serial I/O mode is set by serial operating mode register 0 (CSIM0) and serial bus interface control register (SBIC).

(a) Serial operating mode register 0 (CSIM0)

CSIMO is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM0 to 00H.

Symbol

R/W	CSIM 04	CSIM 03	CSIM 02	PM25	P25	PM26	P26	PM27	P27	Operating mode	Start bit	SI0/P25 pin function	SO0/P26 pin function	SCK0/P27 pin function
			0							3-wire serial	MSB	SIONote 2	SO0	SCK0
	0	×		1	× 0	0	0	0	1	I/O mode	LSB	(input)	(CMOS output)	(CMOS I/O)
	1 0 SBI mode (refer to 13.4.3 SBI mode operation)													
1 2-wire serial I/O mode (refer to 13.4.4 2-wire serial I/O mode operation)														

R/W WUP Wakeup function controlNote 3

0 Interrupt request signal generation with each serial transfer in any mode

1 Interrupt request signal generation when the address received after bus release (when CMDD = RELD = 1) matches the slave address register (SVA) in SBI mode

R	COI	Slave address comparison result flag ^{Note 4}
	0	Slave address register (SVA) not equal to serial I/O shift register 0 (SIO0) data
	1	Slave address register (SVA) equal to serial I/O shift register 0 (SIO0) data

R/W	CSIE0	Serial interface channel 0 operation control
	0	Operation stopped
	1	Operation enabled

- Notes 1. Bit 6 (COI) is a read-only bit.
 - 2. Can be used as P25 (CMOS input) when used only for transmission.
 - 3. Set WUP to 0 when the 3-wire serial I/O mode is selected.
 - 4. When CSIE0 = 0, COI becomes 0.

Remark x: don't care

PMxx: Port mode register Pxx: Port output latch

(b) Serial bus interface control register (SBIC)

 $\frac{\text{SBIC}}{\text{RESET}}$ is set with a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets SBIC to 00H.

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After reset	R/W			
SBIC	BSYE	ACKD	ACKE	ACKT	CMDD	RELD	CMDT	RELT	FF61H	00H	R/W			
R/W	RELT		When RELT = 1, the SO latch is set to 1. After SO latch setting, RELT is automatically cleared to 0. Also cleared to 0 when CSIE0 = 0.											
R/W	CMDT		When CMDT = 1, the SO latch is cleared to 0. After SO latch clearance, CMDT is automatically cleared to 0. Also cleared to 0 when CSIE0 = 0.											

CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(2) Communication operation

The 3-wire serial I/O mode is used for data transmission/reception in 8-bit units. Data transmission/reception is carried out bit by bit in synchronization with the serial clock.

Shift operations of serial I/O shift register 0 (SIO0) are carried out at the falling edge of the serial clock (SCK0). The transmit data is held in the SO0 latch and is output from the SO0 pin. The receive data input to the SI0 pin is latched into SIO0 at the rising edge of SCK0.

Upon termination of 8-bit transfer, SIO0 operation stops automatically and the interrupt request flag (CSIIF0) is set.




Figure 13-6. 3-Wire Serial I/O Mode Timing

The SO0 pin is used for CMOS output and generates the SO0 latch status. Thus, the SO0 pin output status can be manipulated by setting bit 0 (RELT) and bit 1 (CMDT) of the serial bus interface control register (SBIC).


However, do not carry out this manipulation during serial transfer.

Control the SCK0 pin output level in the output mode (internal system clock mode) by manipulating the P27 output latch (refer to 13.4.5 SCK0/P27 pin output manipulation).

(3) Signals

Figure 13-7 shows the RELT and CMDT operations.

Figure 13-7. RELT and CMDT Operations



(4) MSB/LSB switching as the start bit

In the 3-wire serial I/O mode, transfer can be selected to start from the MSB or LSB.

Figure 13-8 shows the configuration of serial I/O shift register 0 (SIO0) and the internal bus. As shown in the figure, the MSB/LSB can be read/written in reverse form.

MSB/LSB switching as the start bit can be specified using bit 2 (CSIM02) of serial operating mode register 0 (CSIM0).




Figure 13-8. Circuit for Switching Transfer Bit Order

Start bit switching is realized by switching the bit order for data write to SIO0. The SIO0 shift order remains unchanged.

Thus, switch the MSB/LSB start bit before writing data to the shift register.

(5) Transfer start

Serial transfer is started by setting transfer data to serial I/O shift register 0 (SIO0) when the following two conditions are satisfied.

- Serial interface channel 0 operation control bit (CSIE0) = 1
- Internal serial clock is stopped or SCK0 is at high level after 8-bit serial transfer.

Caution If CSIE0 is set to "1" after data write to SIO0, transfer does not start.

Upon termination of 8-bit transfer, serial transfer automatically stops and the interrupt request flag (CSIIF0) is set.

13.4.3 SBI mode operation

SBI (Serial Bus Interface) is a high-speed serial interface that complies with the NEC Electronics serial bus format.

SBI is a single-master high-speed serial bus with a format in which a bus configuration function has been added to the clocked serial I/O method so that it can carry out communication with two or more devices using two signal lines. Thus, when configuring a serial bus with two or more microcontrollers or peripheral ICs, the number of ports to be used and the number of wires on the board can be decreased.

The master device can output to the serial data bus of the slave device "addresses" for selection of the serial communication target device, "commands" to instruct the target device and actual "data". The slave device can identify the received data as an "address", "command", or "data", by hardware. This function can simplify the application program which controls serial interface channel 0.

The SBI function is incorporated into various devices including the 75XL Series and 78K Series.

Figure 13-9 shows a serial bus configuration example when a CPU having a serial interface compliant with SBI and peripheral ICs are used.

In SBI, the SB0 (SB1) serial data bus pin is an open-drain output and so the serial data bus line is in a wired-OR state. A pull-up resistor is therefore necessary for the serial data bus line.

Refer to (11) SBI mode precautions (d) described later when the SBI mode is used.




Figure 13-9. Example of Serial Bus Configuration with SBI

Caution When replacing the master CPU/slave CPU, a pull-up resistor is necessary for the serial clock line (SCK0) as well because serial clock line (SCK0) input/output switching is carried out asynchronously between the master and slave CPUs.

(1) SBI functions

With the conventional serial I/O method, when a serial bus is configured by connecting two or more devices, many ports and wiring are necessary to distinguish chip select signals and command/data and to judge the busy state because only a data transfer function is available. Controlling these operations by software places a heavy load on the software.

In SBI, a serial bus can be configured with two signal lines: a serial clock SCK0 and serial data bus SB0 (SB1). Thus, SBI is effective to decrease the number of microcontroller ports and wiring and routing on the board.

The SBI functions are described below.

(a) Address/command/data identification function

Serial data is distinguished into addresses, commands, and data.

(b) Chip select function by address transmission

The master executes slave chip selection by address transmission.

(c) Wakeup function

The slave can easily judge address reception (chip select judgment) using the wakeup function (which can be set/reset by software).

When the wakeup function is set, the interrupt request signal (CSIIF0) is generated upon reception of a match address. Thus, when communication is executed with two or more devices, the CPUs of other than the selected slave device can operate irrespective of serial communication.

(d) Acknowledge signal (ACK) control function

The acknowledge signal to check serial data reception is controlled.

(e) Busy signal (BUSY) control function


The busy signal to report the slave busy state is controlled.

(2) SBI definition


The SBI serial data format is defined as follows.

Serial data to be transferred with SBI is distinguished into three types, "address", "command", and "data". Figure 13-10 shows the address, command, and data transfer timing.

Figure 13-10. SBI Transfer Timing



Data transfer



Remark The broken line indicates the READY status.

The bus release signal and the command signal are output by the master device. \overline{BUSY} is output by the slave. \overline{ACK} can be output by either the master or slave device (normally, the 8-bit data receiver outputs \overline{ACK}).


Serial clocks continue to be output by the master device from 8-bit data transfer start to BUSY reset.

(a) Bus release signal (REL)

The bus release signal is identified when the SB0 (SB1) line has changed from low level to high level while the $\overline{\text{SCK0}}$ line is high level (without serial clock output).

This signal is output by the master device.

Figure 13-11. Bus Release Signal




The bus release signal indicates that the master device is going to transmit an address to the slave device. The slave device incorporates hardware to detect the bus release signal.

Caution If the SB0 (SB1) line changes from low level to high level while the SCK0 line is high level, it is recognized as a bus release signal. Therefore, if the changing timing of the bus fluctuates because of substrate capacitance, etc., it may be recognized as a bus release signal even while data is being transmitted. Care should therefore be taken in the wiring.

(b) Command signal (CMD)

The command signal is identified when the SB0 (SB1) line has changed from high level to low level while the SCK0 line is high level (without serial clock output). This signal is output by the master device.

Figure 13-12. Command Signal



The command signal indicates that from this point, the master will send a command to the slave (however, command signals following bus release signals indicate that an address will be sent).


The slave incorporates hardware to detect command signals.

Caution If the SB0 (SB1) line changes from high level to low level while the SCK0 line is high level, it is recognized as a command signal. Therefore, if the changing timing of the bus fluctuates because of substrate capacitance, etc., it may be recognized as a command signal even while data is being transmitted. Care should therefore be taken in the wiring.

(c) Address


An address is 8-bit data which the master device outputs to the slave device connected to the bus line in order to select a particular slave device.

Figure 13-13. Address



8-bit data following bus release and command signals is defined as an "address". In the slave device, this condition is detected by hardware and whether or not the 8-bit data matches the slave's own specification number (slave address) is checked by hardware. If the 8-bit data matches the slave address, the slave device has been selected. After that, communication with the master device continues until a release instruction is received from the master device.

Figure 13-14. Slave Selection by Address



(d) Command and data

The master device transmits commands to, and transmits/receives data to/from the slave device selected by address transmission.

Figure 13-15. Commands





Figure 13-16. Data




8-bit data following a command signal is defined as "command" data. 8-bit data without a command signal is defined as "data". Command and data operation procedures can be determined by the user according to their communication specifications.

(e) Acknowledge signal (ACK)

The acknowledge signal is used to check serial data reception between the transmitter and receiver.

Figure 13-17. Acknowledge Signal



Remark The broken line indicates the READY status.

The acknowledge signal is a one-shot pulse generated at the falling edge of SCKO after 8-bit data transfer. It can be positioned anywhere and can be synchronized with any clock of SCKO.


After 8-bit data transmission, the transmitter checks whether the receiver has returned the acknowledge signal. If the acknowledge signal is not returned for the preset period of time after data transmission, it can be judged that data reception has not been carried out correctly.

(f) Busy signal (\overline{BUSY}) and ready signal (READY)

The BUSY signal is used to report to the master device that the slave device is not ready for data transmission/reception.

The READY signal is used to report to the master device that the slave device is ready for data transmission/reception.

Figure 13-18. BUSY and READY Signals



In SBI, the slave device notifies the master device of the busy state by setting the SB0 (SB1) line to low level.

BUSY signal output follows acknowledge signal output from the master or slave device. It is set/reset at the falling edge of SCKO. When the BUSY signal is reset, the master device automatically terminates the output of the SCKO serial clock.

When the BUSY signal is reset and the READY signal is set, the master device can start the next transfer.

Caution In SBI, after specifying reset of BUSY, the BUSY signal is output until the fall of the next serial clock (SCKO). If WUP = 1 is set during this interval by mistake, it will be impossible to reset BUSY. Therefore, after BUSY is released, make sure that the SBO (SB1) pin is high level before setting WUP = 1.

(3) Register setting

The SBI mode is set by serial operating mode register 0 (CSIM0), the serial bus interface control register (SBIC), and the interrupt timing specification register (SINT).

(a) Serial operating mode register 0 (CSIM0)

CSIM0 is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets CSIM0 to 00H.

Symbol

	<7>	<6>	<5>	4	3	2	1	0	Address	After reset	R/W
CSIM0	CSIE0	COI	WUP	CSIM 04	CSIM 03	CSIM 02	CSIM 01	CSIM 00	FF60H	00H	R/W ^{Note}

R/W

W	CSIM 01	CSIM 00	Serial interface channel 0 clock selection
	0	×	Input clock to SCK0 pin from off-chip
	1	0	8-bit timer register 2 (TM2) output
	1	1	Clock specified with bits 0 to 3 of timer clock select register 3 (TCL3)

R/W	CSIM 04	CSIM 03		PM25	P25	PM26	P26	PM27	P27	Operating mode	Start bit	SI0/P25 pin function	SO0/P26 pin function	SCK0/P27 pin function		
	0	×	3-w	ire se	erial I	/O mo	ode (r	efer t	o 13. 4	4.2 3-wire ser	2 3-wire serial I/O mode operation)					
·		0	0	Note 2	Note 2	0	0	0	1	SBI mode	MSB	P25 (CMOS I/O)	SB1 (N-ch open-drain I/O)	SCK0 (CMOS I/O)		
	1		1	0	0	Note 2	Note 2	0	1			SB0 (N-ch open-drain I/O)	P26 (CMOS I/O)			
	1	1	2-w	ire se	erial I	/O mo	ode (r	efer t	o 13 .4	4.4 2-wire ser	ial I/O mode	operation)	-			

R/W	WUP	Wakeup function control ^{Note 3}
	0	Interrupt request signal generation with each serial transfer in any mode
	1	Interrupt request signal generation when the address received after bus release (when CMDD = RELD = 1) matches the slave address register (SVA) in SBI mode

R	COI	Slave address comparison result flag ^{Note 4}
	0	Slave address register (SVA) not equal to serial I/O shift register 0 (SIO0) data
	1	Slave address register (SVA) equal to serial I/O shift register 0 (SIO0) data

R/\

R/W	CSIE0	Serial interface channel 0 operation control
	0	Operation stopped
	1	Operation enabled

- Notes 1. Bit 6 (COI) is a read-only bit.
 - 2. Can be used freely as port function.
 - 3. To use the wakeup function (WUP = 1), clear bit 5 (SIC) of the interrupt timing specification register (SINT) to 0.
 - 4. When CSIE0 = 0, COI becomes 0.

Remark ×: don't care

> PMxx: Port mode register $P \times \times$: Port output latch

(b) Serial bus interface control register (SBIC)

SBIC is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets SBIC to 00H.

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After reset	R/W			
SBIC	BSYE	ACKD	ACKE	ACKT	CMDD	RELD	CMDT	RELT	FF61H	00H	R/W ^{Note}			
R/W	RELT			ıs relea	•		•			55				
		1		Γ = 1, t d to 0 \) 1. Aft	er SO latci	h setting, HE	LT is automatically cleared to 0.			
!														
R/W	CMDT	1		mmano	•	•		l + 2 0 /	Vitar CO late	ah alaaranaa	CMDT is automatically algored to 0			
				ı = ı, แ d to 0 ง				110 0. 7	Aiter 50 iate	ch clearance,	CMDT is automatically cleared to 0.			
R	RELD	Bus	release	e detec	tion									
	Clear	conditi	ons (R	ELD =	0)				Set cond	Set conditions (RELD = 1)				
	• If S rece	When transfer start instruction is executed If SIO0 and SVA values do not match in address reception When CSIE0 = 0 When RESET input is applied							When	bus release	signal (REL) is detected			
г		ı												
R	CMDD	Com	mand o	detection	on				Т					
		conditi			-				Set cond	ditions (CMDI	D = 1)			
	• Who	en tran en bus	releas	e signa					When	command si	gnal (CMD) is detected			
		en <u>CSI</u> en RES			pplied									

(continued)

Note Bits 2, 3, and 6 (RELD, CMDD, and ACKD) are read-only bits.

automatically cleared to 0.

R/W

ACKT

Remarks 1. Bits 0, 1, and 4 (RELT, CMDT, and ACKT) are 0 when read after data setting.

The acknowledge signal is output in synchronization with the falling edge clock of SCK0 just after

Used as ACKE = 0. Also cleared to 0 upon start of serial interface transfer or when CSIE0 = 0.

execution of the instruction to be set to 1, and after acknowledge signal output, ACKT is

2. CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(continued)

R/۱

/W	ACKE	Acknowledge signal o	Acknowledge signal output control								
	0	Acknowledge signal a	utomatic output disabled (output with ACKT enabled)								
		Before completion of transfer	The acknowledge signal is output in synchronization with the 9th clock falling edge of SCK0 (automatically output when ACKE = 1).								
	1	After completion of transfer	The acknowledge signal is output in synchronization with the falling edge of \$\overline{SCK0}\$ just after execution of the instruction to be set to 1 (automatically output when ACKE = 1). However, ACKE is not automatically cleared to 0 after acknowledge signal output.								


R	ACKD	Acknowledge detection	
	Clear	conditions (ACKD = 0)	Set conditions (ACKD = 1)
	busy insti	ne falling edge of SCK0 immediately after the y mode has been released when a transfer start ruction is executed en CSIE0 = 0 RESET input is applied	When acknowledge signal (ACK) is detected at the rising edge of SCK0 clock after completion of transfer

R/W	BSYENote	Synchronizing busy signal output control
	0	Busy signal which is output in synchronization with the falling edge of SCKO clock just after execution of the instruction to be cleared to 0 (sets ready state) is disabled.
	1	Busy signal is output at the falling edge of SCKO clock following the acknowledge signal.

Note Busy mode can be cleared by start of serial interface transfer. However, the BSYE flag is not cleared to 0.

(c) Interrupt timing specification register (SINT)

SINT is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets SINT to 00H.



Notes 1. Bit 6 (CLD) is a read-only bit.

2. When using the wakeup function in the SBI mode, set SIC to 0.

3. When CSIE0 = 0, CLD becomes 0.

Caution Be sure to set bits 0 to 3 to 0.

Remark SVA: Slave address register

CSIIF0: Interrupt request flag for INTCSI0

CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(4) Signals

Figures 13-19 to 13-24 show the signals and operations of the flags of the serial bus interface control register (SBIC) in SBI. Table 13-4 lists the signals in SBI.




Figure 13-19. RELT, CMDT, RELD, and CMDD Operations (Master)








Figure 13-21. ACKT Operation




Caution Do not set ACKT before termination of transfer.

Figure 13-22. ACKE Operations


(a) When ACKE = 1 upon completion of transfer




(b) When set after completion of transfer



(c) When ACKE = 0 upon completion of transfer




(d) When ACKE = 1 period is short




If set and cleared during this period and ACKE = 0 at the falling edge of $\overline{SCK0}$

Figure 13-23. ACKD Operations

(a) When ACK signal is output at 9th clock of SCK0



(b) When ACK signal is output after 9th clock of SCK0



(c) Clear timing when transfer start is instructed during BUSY




Figure 13-24. BSYE Operation




Table 13-4. Signals in SBI Mode (1/2)

Signal Name	Output Device	Definition	Timing Chart	Output Condition	Effect on Flag	Meaning of Signal
Bus release signal (REL)	Master	SB0/SB1 rising edge when SCK0 = 1	SCK0 "H" SB0/SB1	RELT set	RELD set CMDD clear	CMD signal is output to indicate that transmit data is an address.
Command signal (CMD)	Master	SB0/SB1 falling edge when SCK0 = 1	SCK0 "H" SB0/SB1	CMDT set	CMDD set	i) Transmit data is an address after REL signal output. ii) REL signal is not output and transmit data is a command.
Acknowledge signal (ACK)	Master/ slave	Low-level signal output to SB0/SB1 during one-clock period of SCK0 after completion of serial reception	[Synchronous PHSV output]	[1] ACKE = 1 [2] ACKT set	ACKD set	Completion of reception
Busy signal (BUSY)	Slave	[Synchronous BUSY signal] Low-level signal output to SB0/SB1 following acknowledge signal	[Synchronous BUSY output] SCKO 9 ACK BUSY READY READY	• BSYE = 1	_	Serial receive disabled because of processing
Ready signal (READY)	Slave	High-level signal output to SB0/SB1 before serial transfer start and after completion of serial transfer	SB0/SB1 D0 READY	[1] BSYE = 0 [2] Execution of instruction data write to SIO0 (transfer start instruction)	_	Serial receive enabled

Table 13-4. Signals in SBI Mode (2/2)

Signal Name	Output Device	Definition	Timing Chart	Output Condition	Effect on Flag	Meaning of Signal
Serial clock (SCK0)	Master	Synchronous clock to output address/command/data, ACK signal, synchronous BUSY signal, etc. Address/command/data are transferred with the first eight synchronous clocks.	SCKO 1121 7 8 9 10 SB0/SB1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	When CSIE0 = 1, execution of instruction for data write to SIO0 (serial transfer start instruction) ^{Note 2}	CSIIF0 set (rising edge of 9th clock of SCK0)Note 1	Timing of signal output to serial data bus
Address (A7 to A0)	Master	8-bit data transferred in synchronization with SCK0 after output of REL and CMD signals	SCKO 1 2 7 8 1 SB0/SB1 REL CMD	Instruction)****		Address value of slave device on the serial bus
Command (C7 to C0)	Master	8-bit data transferred in synchronization with SCK0 after output of only CMD signal without REL signal output	SCKO 1 2 7 8 CMD			Instructions and messages to the slave device
Data (D7 to D0)	Master/ slave	8-bit data transferred in synchronization with SCK0 without output of REL and CMD signals	SCK0 1 2 7 8 1 SB0/SB1 X X X			Numeric values to be processed with slave or master device

Notes 1. When WUP = 0, CSIIF0 is always set at the rising edge of the 9th clock of SCK0.

When WUP = 1, CSIIF0 is set only when the received address matches the slave address register (SVA) value.

2. In the $\overline{\text{BUSY}}$ state, transfer starts after the READY state is entered.

(5) Pin configuration

The serial clock pin \overline{SCKO} and serial data bus pin SB0 (SB1) have the following configurations.

(a) SCK0: Serial clock I/O pin

[1] Master: CMOS and push-pull output

[2] Slave: Schmitt input

(b) SB0 (SB1): Serial data I/O alternate-function pin

Both master and slave devices have an N-ch open-drain output and a Schmitt input.

Because the serial data bus line has an N-ch open-drain output, an external pull-up resistor is necessary.




Figure 13-25. Pin Configuration

Caution Because the N-ch open-drain output must be high impedance at the time of data reception, write FFH to serial I/O shift register 0 (SIO0) in advance. The N-ch open-drain output can be high impedance throughout transfer. However, when the wakeup function specification bit (WUP) = 1, the N-ch open-drain output is always high impedance. Thus, it is not necessary to write FFH to SIO0.

(6) Address match detection method

In the SBI mode, the master transmits a slave address to select a specific slave device.

A match of the addresses can be automatically detected by hardware. CSIIF0 is set only when the slave address transmitted by the master matches the address set to SVA when the wakeup function specification bit (WUP) = 1.

If bit 5 (SIC) of the interrupt timing specification register (SINT) is set to 1, the wakeup function cannot be used even if WUP is set to 1 (an interrupt request signal is generated when bus release is detected). To use the wakeup function, clear SIC to 0.

Cautions 1. Slave selection/non-selection is detected by matching of the slave address received after bus release (RELD = 1).

For this match detection, the match interrupt request (CSIIF0) of the address to be generated with WUP = 1 is normally used. Thus, execute selection/non-selection detection by slave address when WUP = 1.

2. When detecting selection/non-selection without the use of an interrupt request with WUP = 0, do so by means of transmission/reception of the command preset by program instead of using the address match detection method.

(7) Error detection

In the SBI mode, the serial bus SB0 (SB1) status being transmitted is fetched into the destination device, that is, serial I/O shift register 0 (SIO0). Thus, transmit errors can be detected in the following two ways.

(a) Comparison of SIO0 data before transmission to that after transmission

In this case, if the two data differ, a transmit error is judged to have occurred.

(b) Use of the slave address register (SVA)

Transmit data is set to both SIO0 and SVA and is transmitted. After termination of transmission, the COI bit (match signal coming from the address comparator) of serial operating mode register 0 (CSIM0) is tested. If "1", normal transmission is judged to have been carried out. If "0", a transmit error is judged to have occurred.

(8) Communication operation

In the SBI mode, the master device normally selects one slave device as the communication target from among two or more devices by outputting an "address" to the serial bus.

After the communication target device has been determined, commands and data are transmitted/received and serial communication is realized between the master and slave devices.

Figures 13-26 to 13-29 show data communication timing charts.

Shift operations of serial I/O shift register 0 (SIO0) are carried out at the falling edge of the serial clock (\overline{SCKO}). Transmit data is latched into the SO0 latch and is output with the MSB set as the start bit from the SB0/P25 or SB1/P26 pin. Receive data input to the SB0 (or SB1) pin at the rising edge of \overline{SCKO} is latched into SIO0.





Figure 13-26. Address Transmission from Master Device to Slave Device (WUP = 1)


User's Manual U11302EJ4V0UM

Figure 13-27. Command Transmission from Master Device to Slave Device




User's Manual U11302EJ4V0UM

Figure 13-28. Data Transmission from Master Device to Slave Device



User's Manual U11302EJ4V0UM

Figure 13-29. Data Transmission from Slave Device to Master Device



(9) Transfer start

Serial transfer is started by setting transfer data to serial I/O shift register 0 (SIO0) when the following two conditions are satisfied.

- Serial interface channel 0 operation control bit (CSIE0) = 1
- Internal serial clock is stopped or SCK0 is at high level after 8-bit serial transfer.

Cautions 1. If CSIE0 is set to "1" after data write to SIO0, transfer does not start.

- Because the N-ch open-drain output must be made to go into a high-impedance state during data reception, write FFH to SIO0 in advance. However, when the wakeup function specification bit (WUP) = 1, the N-ch open-drain output always goes into a high-impedance state. Thus, it is not necessary to write FFH to SIO0.
- If data is written to SIO0 when the slave is busy, the data is not lost.
 When the busy state is cleared and SB0 (or SB1) input is set to the high level (READY) state, transfer starts.

Upon termination of 8-bit transfer, serial transfer automatically stops and the interrupt request flag (CSIIF0) is set.

For the pin that is to be used for data I/O (SB0 or SB1), be sure to set as follows before serial transfer of the 1st byte after $\overline{\text{RESET}}$ input.

- [1] Set the P25 and P26 output latches to 1.
- [2] Set bit 0 (RELT) of the serial bus interface control register (SBIC) to 1.
- [3] Reset the P25 and P26 output latches from 1 to 0.

(10) Judging busy status of slave

When the device is in the master mode, follow the procedure below to judge whether the slave device is in the busy state or not.

- [1] Detect acknowledge signal (ACK) or interrupt request signal generation.
- [2] Set the port mode register PM25 (or PM26) of the SB0/P25 (or SB1/P26) pin to the input mode.
- [3] Read out the pin state (when the pin level is high, the READY state is set).

After detection of the READY state, set the port mode register to 0 and return to the output mode.

(11)SBI mode precautions

- (a) Slave selection/non-selection is detected by match detection of the slave address received after bus release (RELD = 1).
 - For this match detection, the match interrupt (CSIIF0) of the address to be generated with WUP = 1 is normally used. Thus, execute selection/non-selection detection by slave address when WUP = 1.
- (b) When detecting selection/non-selection without the use of an interrupt with WUP = 0, do so by means of transmission/reception of the command preset by program instead of using the address match detection method.
- (c) In SBI, after specifying reset of BUSY, the BUSY signal is output until the fall of the next serial clock (SCKO). If WUP = 1 is set during this interval by mistake, it will be impossible to reset BUSY. Therefore, after BUSY is released, make sure that the SBO (SB1) pin is high level before setting WUP = 1.

- (d) For the pin that is to be used for data I/O, be sure to set as follows before serial transfer of the 1st byte after RESET input.
 - [1] Set the P25 and P26 output latches to 1.
 - [2] Set bit 0 (RELT) of the serial bus interface control register (SBIC) to 1.
 - [3] Reset the P25 and P26 output latches from 1 to 0.
- (e) If the SB0 (SB1) line changes from low level to high level or from high level to low level while the SCK0 line is high level, it is recognized as either a bus release signal or a command signal. Therefore, if the changing timing of the bus fluctuates because of substrate capacitance, etc., it may be recognized as a bus release signal (or a command signal) even while data is being transmitted. Care should therefore be taken in the wiring.

13.4.4 2-wire serial I/O mode operation

The 2-wire serial I/O mode can handle any communication format by program.

Communication is basically carried out using two lines: a serial clock $(\overline{SCK0})$ and serial data input/output (SB0 or SB1).

Master
SCK0
SCK0
SB0 (SB1)
SB0 (SB1)

Figure 13-30. Serial Bus Configuration Example Using 2-Wire Serial I/O Mode

(1) Register setting

The 2-wire serial I/O mode is set by serial operating mode register 0 (CSIM0), the serial bus interface control register (SBIC), and the interrupt timing specification register (SINT).

(a) Serial operating mode register 0 (CSIM0)

 $\overline{\text{CSIM0}}$ is set with a 1-bit or 8-bit memory manipulation instruction. $\overline{\text{RESET}}$ input sets CSIM0 to 00H.

Symbol

CSIM0

<7>	<6>	<5>	4	3	2	1	0	Address	After reset	R/W
CSIE0	COI	WUP	CSIM 04	CSIM 03	CSIM 02	CSIM 01	CSIM 00	FF60H	00H	R/W ^{Note}

R/W

R/W	CSIM 01	CSIM 00	Serial interface channel 0 clock selection
	0	×	Input clock to SCKO pin from off-chip
	1	0	8-bit timer register 2 (TM2) output
	1	1	Clock specified with bits 0 to 3 of timer clock select register 3 (TCL3)

R/W	CSIM 04	CSIM 03	CSIM 02	PM25	P25	PM26	P26	PM27	P27	Operating mode	Start bit	SI0/P25 pin function	SO0/P26 pin function	SCK0/P27 pin function
	0	×	3-w	ire se	erial I	O mo	ode (r	efer t	o 13 .	4.2 3-wire ser	ial I/O mode	operation)		
	1	0	SBI	mod	e (ref	er to	13.4.	3 SBI	mod	e operation)				
	4	1	0	Note 2	Note 2	0	0	0	1	2-wire serial I/O mode	MSB	P25 (CMOS I/O)	SB1 (N-ch open-drain I/O)	SCK0 (N-ch open-drain I/O)
	'	!	1	0	0	Note 2 ×	Note 2	0	1			SB0 (N-ch open-drain I/O)	P26 (CMOS I/O)	

R/W	WUP	Wakeup function control ^{Note 3}
	0	Interrupt request signal generation with each serial transfer in any mode
	1	Interrupt request signal generation when the address received after bus release (when CMDD = RELD = 1) matches the slave address register (SVA) in SBI mode

R	COI	Slave address comparison result flag ^{Note 4}
	0	Slave address register (SVA) not equal to serial I/O shift register 0 (SIO0) data
	1	Slave address register (SVA) equal to serial I/O shift register 0 (SIO0) data

R/W	CSIE0	Serial interface channel 0 operation control
	0	Operation stopped
	1	Operation enabled

Notes 1. Bit 6 (COI) is a read-only bit.

- 2. Can be used freely as port function.
- 3. Set WUP to 0 when the 2-wire serial I/O mode is selected.
- 4. When CSIE0 = 0, COI becomes 0.

 $\textbf{Remark} \hspace{0.1cm} \times \hspace{0.1cm} : \hspace{0.1cm} \hspace{0.1cm} \text{don't care}$

PM×x: Port mode register P×x: Port output latch

(b) Serial bus interface control register (SBIC)


SBIC is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets SBIC to 00H.

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>	Address	After reset	R/W	
SBIC	BSYE	ACKD	ACKE	ACKT	CMDD	RELD	CMDT	RELT	FF61H	00H	R/W	
				1	l							
D.044												
R/W	RELT		When RELT = 1, the SO latch is set to 1. After SO latch setting, RELT is automatically cleared to 0. Also cleared to 0 when CSIE0 = 0.									
		•										
R/W	CMDT		When CMDT = 1, the SO latch is cleared to 0. After SO latch clearance, CMDT is automatically cleared to 0. Also cleared to 0 when CSIE0 = 0.									
		Also	cleared	to 0 wh	nen CSI	$\pm 0 = 0.$						

CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(c) Interrupt timing specification register (SINT)

SINT is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets SINT to 00H.



Notes 1. Bit 6 (CLD) is a read-only bit.

2. When CSIE0 = 0, CLD becomes 0.

Caution Be sure to set bits 0 to 3 to 0.

Remark SVA: Slave address register

CSIIF0: Interrupt request flag for INTCSI0

CSIE0: Bit 7 of serial operating mode register 0 (CSIM0)

(2) Communication operation

The 2-wire serial I/O mode is used for data transmission/reception in 8-bit units. Data transmission/reception is carried out bit by bit in synchronization with the serial clock.

Shift operations of serial I/O shift register 0 (SIO0) are carried out in synchronization with the falling edge of the serial clock ($\overline{SCK0}$). The transmit data is held in the SO0 latch and is output from the SB0/P25 (or SB1/P26) pin with the MSB set as the start bit. The receive data input from the SB0 (or SB1) pin is latched into SIO0 at the rising edge of $\overline{SCK0}$.

Upon termination of 8-bit transfer, SIO0 operation stops automatically and the interrupt request flag (CSIIF0) is set.




Figure 13-31. 2-Wire Serial I/O Mode Timing

The SB0 (SB1) pin specified for the serial data bus is an N-ch open-drain I/O and thus it must be externally pulled up. Because the N-ch open-drain output must be high impedance for data reception, write FFH to SIO0 in advance.


The SB0 (or SB1) pin generates the SO0 latch status and thus the SB0 (or SB1) pin output status can be manipulated by setting bit 0 (RELT) and bit 1 (CMDT) of the serial bus interface control register (SBIC). However, do not carry out this manipulation during serial transfer.

Control the SCK0 pin output level in the output mode (internal system clock mode) by manipulating the P27 output latch (refer to 13.4.5 SCK0/P27 pin output manipulation).

(3) Signals

Figure 13-32 shows the RELT and CMDT operations.

Figure 13-32. RELT and CMDT Operations



(4) Transfer start

Serial transfer is started by setting transfer data to serial I/O shift register 0 (SIO0) when the following two conditions are satisfied.

- Serial interface channel 0 operation control bit (CSIE0) = 1
- Internal serial clock is stopped or SCK0 is at high level after 8-bit serial transfer.

Cautions 1. If CSIE0 is set to "1" after data write to SIO0, transfer does not start.

2. Because the N-ch open-drain output must be high impedance for data reception, write FFH to SIO0 in advance.

Upon termination of 8-bit transfer, serial transfer automatically stops and the interrupt request flag (CSIIF0) is set.

(5) Error detection

In the 2-wire serial I/O mode, the serial bus SB0 (SB1) status being transmitted is fetched into serial I/O shift register 0 (SIO0) of the transmitting device. Thus, transmit errors can be detected in the following two ways.

(a) Comparison of SIO0 data before transmission to that after transmission $% \left(1\right) =\left(1\right) \left(1\right)$

In this case, if the two data differ, a transmit error is judged to have occurred.

(b) Use of the slave address register (SVA)

Transmit data is set to both SIO0 and SVA and is transmitted. After termination of transmission, the COI bit (match signal coming from the address comparator) of serial operating mode register 0 (CSIM0) is tested. If "1", normal transmission is judged to have been carried out. If "0", a transmit error is judged to have occurred.

13.4.5 SCK0/P27 pin output manipulation

Because the SCK0/P27 pin incorporates an output latch, static output is also possible by software in addition to normal serial clock output.


P27 output latch manipulation enables any value of SCK0 to be set by software (SI0/SB0 and SO0/SB1 pins to be controlled with bit 0 (RELT) and bit 1 (CMDT) of the serial bus interface control register (SBIC)).

The SCK0/P27 pin output manipulation procedure is described below.

- [1] Set serial operating mode register 0 (CSIM0) (SCK0 pin enabled for serial operation in the output mode).

 SCK0 = 1 with serial transfer suspended.
- [2] Manipulate the P27 output latch with a bit manipulation instruction.

Figure 13-33. SCK0/P27 Pin Configuration



CHAPTER 14 SERIAL INTERFACE CHANNEL 1

14.1 Functions of Serial Interface Channel 1

Serial interface channel 1 has the following three modes.

Table 14-1. Modes of Serial Interface Channel 1

Operation Mode	Pins Used	Features	Usage
Operation stop mode	-	Used when serial transfer is not carried out. Power consumption can be reduced.	-
3-wire serial I/O mode (MSB-/LSB-first switchable) 3-wire serial I/O mode with	SCK1 (serial clock), SO1 (serial output), SI1 (serial input) SCK1 (serial clock), SO1 (serial output),	 Input and output lines are independent and they can transfer/receive at the same time, so the data transfer processing time is short. The start bit of 8-bit data to undergo serial transfer is switchable between MSB and LSB. Mode with same function as 3-wire serial I/O mode above plus automatic transmit/receive 	These modes are used for connection of peripheral ICs and display controllers that incorporate a clocked serial interface.
automatic transmit/ receive function (MSB-/LSB-first switchable)		function. • Can transmit/receive data with a maximum of 64 bytes. Therefore, this function enables the hardware to transmit/receive data to/from the OSD (On Screen Display) device and device with on-chip display controller/driver independently of the CPU thus the software load can be reduced.	

14.2 Configuration of Serial Interface Channel 1

Serial interface channel 1 consists of the following hardware.

Table 14-2. Configuration of Serial Interface Channel 1

Item	Configuration
Registers	Serial I/O shift register 1 (SIO1) Automatic data transmit/receive address pointer (ADTP)
Control registers	Timer clock select register 3 (TCL3) Serial operating mode register 1 (CSIM1) Automatic data transmit/receive control register (ADTC) Automatic data transmit/receive interval specification register (ADTI) Port mode register 2 (PM2)Note

Note Refer to Figure 4-5 Block Diagram of P20, P21, P23 to P26 and Figure 4-6 Block Diagram of P22 and P27.

User's Manual U11302EJ4V0UM

PM22

Internal bus

TCL TCL TCL TCL 37 36 35 34

Internal bus

Timer clock select register 3

Automatic data transmit/receive Buffer RAM address pointer (ADTP) Internal bus Automatic data transmit/ receive interval specification Automatic data transmit/ Serial operating mode ATE register 1 receive control register register DIR ADTI ADTI ADTI ADTI ADTI STRB BUSY BUSY CSIM CSIM CSIE1 DIR ATE RE ARLD ERCE ERR TRF 3 2 Serial I/O shift SI1/P20 ⊚ ADTI0 to ADTI4 register 1 (SIO1) Match PM21 SO1/P21 ⊚ P21 output latch 5-bit counter STB/P23 © Hand-BUSY/P24 ⊚ shake ARLD Serial clock → INTCSI1 counter Selector SIO1 write Clear fx/22 to fx/29 Selector SCK1/P22 ⊚ Selector TO2

S

P22 output latch

Figure 14-1. Block Diagram of Serial Interface Channel 1

(1) Serial I/O shift register 1 (SIO1)

This is an 8-bit register used to carry out parallel/serial conversion and serial transmission/reception (shift operations) in synchronization with the serial clock.

SIO1 is set with an 8-bit memory manipulation instruction.

When bit 7 (CSIE1) of serial operating mode register 1 (CSIM1) is 1, writing data to SIO1 starts serial operation.

In transmission, data written to SIO1 is output to the serial output (SO1). In reception, data is read from the serial input (SI1) to SIO1.

RESET input makes SIO1 undefined.

Caution Do not write data to SIO1 while the automatic transmit/receive function is activated.

(2) Automatic data transmit/receive address pointer (ADTP)

This register stores the value of (the number of transmit data bytes – 1) while the automatic transmit/receive function is activated. It is decremented automatically with data transmission/reception.

ADTP is set with an 8-bit memory manipulation instruction. The higher 3 bits must be set to 0.

RESET input sets ADTP to 00H.

Caution Do not write data to ADTP while the automatic transmit/receive function is activated.

(3) Serial clock counter

This counter counts the serial clocks to be output and input during transmission/reception and checks whether 8-bit data has been transmitted/received.

14.3 Control Registers of Serial Interface Channel 1

The following four registers are used to control serial interface channel 1.

- Timer clock select register 3 (TCL3)
- Serial operating mode register 1 (CSIM1)
- Automatic data transmit/receive control register (ADTC)
- Automatic data transmit/receive interval specification register (ADTI)

(1) Timer clock select register 3 (TCL3)

This register sets the serial clock of serial interface channel 1.

TCL3 is set with an 8-bit memory manipulation instruction.

RESET input sets TCL3 to 88H.

Remark Besides setting the serial clock of serial interface channel 1, TCL3 sets the serial clock of serial interface channel 0.

Symbol 6 5 3 2 1 0 Address After reset R/W TCL3 | TCL37 | TCL36 | TCL35 | TCL34 | TCL33 | TCL32 | TCL31 | TCL30 FF43H 88H R/W Serial interface channel 0 TCL33 TCL32 TCL31 TCL30 serial clock selection fx/2² (1.25 MHz) 0 1 1 $fx/2^3$ (625 kHz) 0 1 1 1 0 0 fx/2⁴ (313 kHz) 1 0 0 fx/2⁵ (156 kHz) 1 fx/2⁶ (78.1 kHz) 1 0 1 0 fx/27 (39.1 kHz) 1 1 1 fx/2⁸ (19.5 kHz) 1 1 0 0 fx/2⁹ (9.8 kHz) 1 Other than above Setting prohibited Serial interface channel 1 TCL37 TCL36 TCL35 TCL34 serial clock selection 0 1 0 $fx/2^2$ (1.25 MHz) 1 fx/2³ (625 kHz) 1 1 1 0 fx/2⁴ (313 kHz) 0 0 1 fx/2⁵ (156 kHz) 0 1 fx/2⁶ (78.1 kHz) 1 1 0 0 fx/2⁷ (39.1 kHz) fx/2⁸ (19.5 kHz) 0 0 1 1 fx/29 (9.8 kHz) 0 Setting prohibited Other than above

Figure 14-2. Format of Timer Clock Select Register 3

Caution If TCL3 is to be rewritten with data that is not identical, stop the serial transfer first.

Remarks 1. fx: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with fx = 5.0 MHz.

(2) Serial operating mode register 1 (CSIM1)

This register sets the serial interface channel 1 serial clock, operating mode, operation enable/stop, and automatic transmit/receive operation enable/stop.

CSIM1 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM1 to 00H.

Figure 14-3. Format of Serial Operating Mode Register 1

 Symbol
 <7>
 6
 <5>
 4
 3
 2
 1
 0
 Address
 After reset
 R/W

 CSIM1
 CSIM1
 DIR
 ATE
 0
 0
 0
 CSIM CSIM 11
 FF68H
 00H
 R/W

CSIM 11	CSIM 10	Serial interface channel 1 clock selection
0	×	Clock externally input to SCK1 pin ^{Note 1}
1	0	8-bit timer register 2 (TM2) output
1	1	Clock specified with bits 4 to 7 of timer clock select register 3 (TCL3)

АТЕ	Serial interface channel 1 operating mode selection
0	3-wire serial I/O mode
1	3-wire serial I/O mode with automatic transmit/receive function

DIR	Start bit	SI1 pin function SO1 pin function				
0	MSB	SI1/P20 (input)	SO1 (CMOS output)			
1	LSB					

CSIE1	CSIM 11	PM20	P20	PM21	P21	PM22	P22	Shift register 1 operation	Serial clock counter operation control	SI1/P20 pin function	SO1/P21 pin function	SCK1/P22 pin function
0	×	Note 2 ×	Note 2	Operation stop	Clear	P20 (CMOS I/O)	P21 (CMOS I/O)	P22 (CMOS I/O)				
	0	Note 3				1	×	Operation enable	Count operation	SI1 ^{Note 3} (input)	SO1 (CMOS output)	SCK1 (input)
1	1		×	0	0	0	1					SCK1 (CMOS output)

Notes 1. If external clock input has been selected with CSIM11 set to 0, set bit 1 (BUSY1) and bit 2 (STRB) of the automatic data transmit/receive control register (ADTC) to 0, 0.

- 2. Can be used freely as a port pin.
- 3. Can be used as P20 when used only for transmission (set bit 7 (RE) of ADTC to 0).

Remark x: don't care

PM×x: Port mode register P×x: Port output latch

(3) Automatic data transmit/receive control register (ADTC)

This register sets automatic receive enable/disable, the operating mode, strobe output enable/disable, busy input enable/disable, error check enable/disable, and displays automatic transmit/receive execution and error detection.

ADTC is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ADTC to 00H.

Symbol <7> <6> <5> <2> <4> <3> <1> <0> Address After reset R/W ADTC ARLD ERCE R/W^{Note 1} RE **ERR TRF** STRB BUSY1 BUSY0 FF69H 00H R/W BUSY1 BUSY0 Busy input control Not using busy input 0 1 0 Busy input enabled (active high) 1 1 Busy input enabled (active low) R/W **STRB** Strobe output control 0 Strobe output disabled Strobe output enabled Status of automatic transmit/receive function Note 2 **TRF** Detection of termination of automatic transmission/ reception (This bit is set to 0 upon suspension of 0 automatic transmission/reception or when ARLD = 0.) During automatic transmission/reception 1 (This bit is set to 1 when data is written to SIO1.) FRR Error detection of automatic transmit/receive function 0 (This bit is set to 0 when data is written to SIO1.) Error occurred R/W **ERCE** Error check control of automatic transmit/ receive function 0 Error check disabled Error check enabled (only when BUSY1 = 1) R/W **ARLD** Operating mode selection of automatic transmit/ receive function 0 Single operating mode 1 Repetitive operating mode R/W Receive control of automatic transmit/receive RE function 0 Receive disabled Receive enabled

Figure 14-4. Format of Automatic Data Transmit/Receive Control Register

- Notes 1. Bits 3 and 4 (TRF and ERR) are read-only bits.
 - 2. The termination of automatic transmission/reception should be judged by using TRF, not CSIIF1 (interrupt request flag).

Caution When external clock input is selected with bit 1 (CSIM11) of serial operating mode register 1 (CSIM1) set to 0, set STRB and BUSY1 of ADTC to 0, 0.

Remark x: don't care

(4) Automatic data transmit/receive interval specification register (ADTI)

This register sets the automatic transmit/receive function data transfer interval.

ADTI is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ADTI to 00H.

Figure 14-5. Format of Automatic Data Transmit/Receive Interval Specification Register (1/2)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
ADTI	ADTI7	0	0	ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	FF6BH	00H	R/W

ADTI7	Data transfer interval control
0	No control of interval by ADTI ^{Note 1}
1	Control of interval by ADTI (ADTI0 to ADTI4)

ADTI4	ADTIO	ADTI2	ADTI1	ADTI0	Data transfer interval specification (fx = 5.0 MHz operation)					
ADT14	ADTIS	AD112	ADIII	ADTIO	Minimum ^{Note 2}	Maximum ^{Note 2}				
0	0	0	0	0	36.8 μs + 0.5/fscκ	40.0 μs + 1.5/fscκ				
0	0	0	0	1	62.4 μs + 0.5/fscκ	65.6 μs + 1.5/fscκ				
0	0	0	1	0	88.0 μs + 0.5/fscκ	91.2 μs + 1.5/fscκ				
0	0	0	1	1	113.6 μs + 0.5/fscκ	116.8 μs + 1.5/fscκ				
0	0	1	0	0	139.2 μs + 0.5/fscκ	142.4 μs + 1.5/fscκ				
0	0	1	0	1	164.8 μs + 0.5/fscκ	168.0 μs + 1.5/fscκ				
0	0	1	1	0	190.4 μs + 0.5/fscκ	193.6 μs + 1.5/fscκ				
0	0	1	1	1	216.0 μs + 0.5/fscκ	219.2 μs + 1.5/fscκ				
0	1	0	0	0	241.6 μs + 0.5/fscκ	244.8 μs + 1.5/fscκ				
0	1	0	0	1	267.2 μs + 0.5/fscκ	270.4 μs + 1.5/fscκ				
0	1	0	1	0	292.8 μs + 0.5/fscκ	296.0 μs + 1.5/fscκ				
0	1	0	1	1	318.4 μs + 0.5/fscκ	321.6 μs + 1.5/fscκ				
0	1	1	0	0	344.0 μs + 0.5/fscκ	347.2 μs + 1.5/fscκ				
0	1	1	0	1	369.6 μs + 0.5/fscκ	372.8 μs + 1.5/fscκ				
0	1	1	1	0	395.2 μs + 0.5/fscκ	398.4 μs + 1.5/fscκ				
0	1	1	1	1	420.8 μs + 0.5/fscκ	424.0 μs + 1.5/fscκ				

- Notes 1. The interval is dependent only on CPU processing.
 - 2. The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if the minimum calculated by the following expression is smaller than 2/fsck, the minimum interval time is 2/fsck

Minimum =
$$(n + 1) \times \frac{2^{7}}{fx} + \frac{56}{fx} + \frac{0.5}{fsck}$$

Maximum = $(n + 1) \times \frac{2^{7}}{fx} + \frac{72}{fx} + \frac{1.5}{fsck}$

- Cautions 1. ADTI should not be written to during operation of the automatic transmit/receive function.
 - 2. Bits 5 and 6 must be set to 0.
 - 3. When ADTI is used to control the interval time of data transfer by automatic transmit/receive function, busy control (refer to 14.4.3 (4) (a) Busy control option) is invalid.
- Remarks 1. fx: Main system clock oscillation frequency
 - 2. fsck: Serial clock frequency

Figure 14-5. Format of Automatic Data Transmit/Receive Interval Specification Register (2/2)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
ADTI	ADTI7	0	0	ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	FF6BH	00H	R/W

ADTIA	ADTIO	ADTIO	ADTIA		Data transfer interval specification (fx = 5.0 MHz operation)					
ADTI4	ADTI4 ADTIS AD		ADTI1	ADTI0	Minimum ^{Note}	Maximum ^{Note}				
1	0	0	0	0	446.4 μs + 0.5/fscκ	449.6 μs + 1.5/fscκ				
1	0	0	0	1	472.0 μs + 0.5/fscκ	475.2 μs + 1.5/fscκ				
1	0	0	1	0	497.6 μs + 0.5/fscκ	500.8 μs + 1.5/fscκ				
1	0	0	1	1	523.2 μs + 0.5/fscκ	526.4 μs + 1.5/fscκ				
1	0	1	0	0	548.8 μs + 0.5/fscκ	552.0 μs + 1.5/fscκ				
1	0	1	0	1	574.4 μs + 0.5/fscκ	577.6 μs + 1.5/fscκ				
1	0	1	1	0	600.0 μs + 0.5/fscκ	603.2 μs + 1.5/fscκ				
1	0	1	1	1	625.6 μs + 0.5/fscκ	628.8 μs + 1.5/fscκ				
1	1	0	0	0	651.2 μs + 0.5/fscκ	654.4 μs + 1.5/fscκ				
1	1	0	0	1	676.8 μs + 0.5/fscκ	680.0 μs + 1.5/fscκ				
1	1	0	1	0	702.4 μs + 0.5/fscκ	705.6 μs + 1.5/fscκ				
1	1	0	1	1	728.0 μs + 0.5/fscκ	731.2 μs + 1.5/fscκ				
1	1	1	0	0	753.6 μs + 0.5/fscκ	756.8 μs + 1.5/fscκ				
1	1	1	0	1	779.2 μs + 0.5/fscκ	782.4 μs + 1.5/fscκ				
1	1	1	1	0	804.8 μs + 0.5/fscκ	808.0 μs + 1.5/fscκ				
1	1	1	1	1	830.4 μs + 0.5/fscκ	833.6 μs + 1.5/fscκ				

Note The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if the minimum calculated by the following expression is smaller than 2/fscκ, the minimum interval time is 2/fscκ.

Minimum =
$$(n + 1) \times \frac{2^7}{fx} + \frac{56}{fx} + \frac{0.5}{fsck}$$

Maximum =
$$(n + 1) \times \frac{2^7}{fx} + \frac{72}{fx} + \frac{1.5}{fsck}$$

Cautions 1. ADTI should not be written to during operation of the automatic transmit/receive function.

- 2. Bits 5 and 6 must be set to 0.
- 3. When ADTI is used to control the interval time of data transfer by automatic transmit/receive function, busy control (refer to 14.4.3 (4) (a) Busy control option) is invalid.

Remarks 1. fx: Main system clock oscillation frequency

2. fsck: Serial clock frequency

14.4 Operations of Serial Interface Channel 1

The following three operating modes are available for serial interface channel 1.

- · Operation stop mode
- 3-wire serial I/O mode
- 3-wire serial I/O mode with automatic transmit/receive function

14.4.1 Operation stop mode

Serial transfer is not carried out in the operation stop mode. Thus, power consumption can be reduced. Serial I/O shift register 1 (SIO1) does not carry out shift operations and can be used as an ordinary 8-bit register. In the operation stop mode, the P20/SI1, P21/SO1, P22/SCK1, P23/STB, and P24/BUSY pins can be used

as ordinary I/O ports.

(1) Register setting

The operation stop mode is set by serial operating mode register 1 (CSIM1).

CSIM1 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM1 to 00H.

Symbol								0		After reset	R/W
CSIM1	CSIE1	DIR	ATE	0	0	0	CSIM 11	CSIM 10	FF68H	00H	R/W

CSIE1	CSIM 11	PM20	P20	PM21	P21	PM22	P22	Shift register 1 operation	Serial clock counter operation control	SI1/P20 pin function	SO1/P21 pin function	SCK1/P22 pin function
0	×	Note 1 ×	Note 1 ×	Note 1 ×	Note 1	Note 1 ×	Note 1 ×	Operation stop	Clear	P20 (CMOS I/O)	P21 (CMOS I/O)	P22 (CMOS I/O)
	0	Note 2				1	×	Operation enable	Count operation	SI1Note 2 (input)	SO1 (CMOS output)	SCK1 (input)
1	1	1	×	0	0	0	1					SCK1 (CMOS output)

Notes 1. Can be used freely as a port pin.

2. Can be used as P20 (CMOS I/O) when used only for transmission (set bit 7 (RE) of the automatic data transmit/receive control register (ADTC) to 0).

Remark x: don't care

PMxx: Port mode register Pxx: Port output latch

14.4.2 3-wire serial I/O mode operation

The 3-wire serial I/O mode is used for connection of peripheral ICs and display controllers that incorporate a clocked serial interface.

Communication is carried out using three lines: a serial clock (SCK1), serial output (SO1), and serial input (SI1).

(1) Register setting

The 3-wire serial I/O mode is set by serial operating mode register 1 (CSIM1).

CSIM1 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets CSIM1 to 00H.

 Symbol
 <7>
 6
 <5>
 4
 3
 2
 1
 0
 Addr

 CSIM1
 CSIE1
 DIR
 ATE
 0
 0
 0
 CSIM CSIM 11
 TO SIM 10
 FF68

Address After reset R/W FF68H 00H R/W

CSIM 11	CSIM 10	Serial interface channel 1 clock selection								
0	х	Clock externally input to SCK1 pinNote 1								
1	0	8-bit timer register 2 (TM2) output								
1	1	Clock specified with bits 4 to 7 of timer clock select register 3 (TCL3)								

ATE	Serial interface channel 1 operating mode selection							
0	3-wire serial I/O mode							
1	3-wire serial I/O mode with automatic transmit/receive function							

DIR	Start bit	SI1 pin function	SO1 pin function
0	MSB	SI1/P20 (input)	SO1 (CMOS output)
1	LSB		

CSIE1	CSIM 11	PM20	P20	PM21	P21	PM22	P22	Shift register 1 operation	Serial clock counter operation control	SI1/P20 pin function	SO1/P21 pin function	SCK1/P22 pin function
0	×	Note 2	Note 2 ×	Operation stop	Clear	P20 (CMOS I/O)	P21 (CMOS I/O)	P22 (CMOS I/O)				
1	0	Note 3		0	0	1	×	Operation enable	Count operation	SI1 ^{Note 3} (input)	SO1 (CMOS output)	SCK1 (input)
	1	I	×	U	0	0	1					SCK1 (CMOS output)

- **Notes 1.** If external clock input has been selected with CSIM11 set to 0, set bit 1 (BUSY1) and bit 2 (STRB) of the automatic data transmit/receive control register (ADTC) to 0, 0.
 - 2. Can be used freely as a port pin.
 - 3. Can be used as P20 when used only for transmission (set bit 7 (RE) of ADTC to 0).

Remark x: don't care

PM×x: Port mode register P×x: Port output latch

(2) Communication operation

The 3-wire serial I/O mode is used for data transmission/reception in 8-bit units. Data transmission/reception is carried out bit by bit in synchronization with the serial clock.

Shift operations of serial I/O shift register 1 (SIO1) are carried out at the falling edge of the serial clock (SCK1). The transmit data is held in the SO1 latch and is output from the SO1 pin. The receive data input to the SI1 pin is latched into SIO1 at the rising edge of SCK1.

Upon termination of 8-bit transfer, the SIO1 operation stops automatically and the interrupt request flag (CSIIF1) is set.




Figure 14-6. 3-Wire Serial I/O Mode Timing

Caution The SO1 pin becomes low level by SIO1 write.

(3) MSB/LSB switching as the start bit

In the 3-wire serial I/O mode, transfer can be selected to start from the MSB or LSB.

Figure 14-7 shows the configuration of serial I/O shift register 1 (SIO1) and the internal bus. As shown in the figure, the MSB/LSB can be read/written in reverse form.

MSB/LSB switching as the start bit can be specified using bit 6 (DIR) of serial operating mode register 1 (CSIM1).




Figure 14-7. Circuit for Switching Transfer Bit Order

Start bit switching is realized by switching the bit order for data write to SIO1. The SIO1 shift order remains unchanged.

Thus, switching between MSB-first and LSB-first must be performed before writing data to the shift register.

(4) Transfer start

Serial transfer is started by setting transfer data to serial I/O shift register 1 (SIO1) when the following two conditions are satisfied.

- Serial interface channel 1 operation control bit (CSIE1) = 1
- Internal serial clock is stopped or SCK1 is at high level after 8-bit serial transfer.

Caution If CSIE1 is set to "1" after data write to SIO1, transfer does not start.

Upon termination of 8-bit transfer, serial transfer automatically stops and the interrupt request flag (CSIIF1) is set.

14.4.3 3-wire serial I/O mode operation with automatic transmit/receive function

This 3-wire serial I/O mode is used for transmission/reception of up to 64-byte data without using software. Once transfer is started, the set number of bytes of the data prestored in the RAM can be transmitted, and the set number of bytes of data can be received and stored in the RAM.

Handshake signals (STB and BUSY) are supported by hardware to transmit/receive data continuously. An OSD (On Screen Display) LSI and peripheral LSI including an LCD controller/driver can be connected without difficulty.

(1) Register setting

The 3-wire serial I/O mode with automatic transmit/receive function is set by serial operating mode register 1 (CSIM1), the automatic data transmit/receive control register (ADTC), and the automatic data transmit/receive interval specification register (ADTI).

(a) Serial operating mode register 1 (CSIM1)

<u>CSIM1</u> is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets CSIM1 to 00H.

 Symbol
 <7>
 6
 <5>
 4
 3
 2
 1
 0
 Address
 After reset
 R/W

 CSIM1
 CSIM1
 DIR
 ATE
 0
 0
 0
 CSIM 11
 CSIM 11
 FF68H
 00H
 R/W

CSIM 11	CSIM 10	Serial interface channel 1 clock selection
0	×	Clock externally input to SCK1 pinNote 1
1	0	8-bit timer register 2 (TM2) output
1	1	Clock specified with bits 4 to 7 of timer clock select register 3 (TCL3)

ATE	Serial interface channel 1 operating mode selection
0	3-wire serial I/O mode
1	3-wire serial I/O mode with automatic transmit/receive function

DIR	Start bit	SI1 pin function	SO1 pin function
0	MSB	SI1/P20 (input)	SO1 (CMOS output)
1	LSB		

CSIE1	CSIM 11	PM20	P20	PM21	P21	PM22	P22	Shift register 1 operation	Serial clock counter operation control	SI1/P20 pin function	SO1/P21 pin function	SCK1/P22 pin function
0	×	Note 2	Operation stop	Clear	P20 (CMOS I/O)	P21 (CMOS I/O)	P22 (CMOS I/O)					
1	0	Note 3		0	0	1	×	Operation enable	Count operation	SI1 ^{Note 3} (input)	SO1 (CMOS output)	SCK1 (input)
	1	I	×	U	U	0	1					SCK1 (CMOS output)


- Notes 1. If external clock input has been selected with CSIM11 set to 0, set bit 1 (BUSY1) and bit 2 (STRB) of the automatic data transmit/receive control register (ADTC) to 0, 0.
 - 2. Can be used freely as a port pin.
 - 3. Can be used as P20 when used only for transmission (set bit 7 (RE) of ADTC to 0).

Remark x: don't care

PM×x: Port mode register P×x: Port output latch

(b) Automatic data transmit/receive control register (ADTC)

ADTC is set with a 1-bit or 8-bit memory manipulation instruction. RESET input sets ADTC to 00H.



- Notes 1. Bits 3 and 4 (TRF and ERR) are read-only bits.
 - 2. The termination of automatic transmission/reception should be judged by using TRF, not CSIIF1 (interrupt request flag).

Caution When external clock input is selected with bit 1 (CSIM11) of serial operating mode register 1 (CSIM1) set to 0, set STRB and BUSY1 of ADTC to 0, 0 (handshake control cannot be executed when an external clock is input).

Remark x: don't care

(c) Automatic data transmit/receive interval specification register (ADTI)

This register sets the data transfer interval of the automatic transmit/receive function.

ADTI is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets ADTI to 00H.

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0
 Address
 After reset
 R/W

 ADTI
 ADTI7
 0
 0
 ADTI4
 ADTI3
 ADTI2
 ADTI1
 ADTI0
 FF6BH
 00H
 R/W

ADTI7	Data transfer interval control
0	No control of interval by ADTI ^{Note 1}
1	Control of interval by ADTI (ADTI0 to ADTI4)

ADTIA	ADTIO	ADTIO	ADTIA	ADTIO	Data transfer interval specification (fx = 5.0 MHz operation)				
ADTI4	ADTI3	ADTIZ	ADIII	ADTI0	Minimum ^{Note 2}	Maximum ^{Note 2}			
0	0	0	0	0	36.8 μs + 0.5/fscκ	40.0 μs + 1.5/fscκ			
0	0	0	0	1	62.4 μs + 0.5/fscκ	65.6 μs + 1.5/fscκ			
0	0	0	1	0	88.0 μs + 0.5/fscκ	91.2 μs + 1.5/fscκ			
0	0	0	1	1	113.6 μs + 0.5/fscκ	116.8 μs + 1.5/fscκ			
0	0	1	0	0	139.2 μs + 0.5/fscκ	142.4 μs + 1.5/fscκ			
0	0	1	0	1	164.8 μs + 0.5/fscκ	168.0 μs + 1.5/fscκ			
0	0	1	1	0	190.4 μs + 0.5/fscκ	193.6 μs + 1.5/fscκ			
0	0	1	1	1	216.0 μs + 0.5/fscκ	219.2 μs + 1.5/fscκ			
0	1	0	0	0	241.6 μs + 0.5/fscκ	244.8 μs + 1.5/fscκ			
0	1	0	0	1	267.2 μs + 0.5/fscκ	270.4 μs + 1.5/fscκ			
0	1	0	1	0	292.8 μs + 0.5/fscκ	296.0 μs + 1.5/fscκ			
0	1	0	1	1	318.4 μs + 0.5/fscκ	321.6 μs + 1.5/fscκ			
0	1	1	0	0	344.0 μs + 0.5/fscκ	347.2 μs + 1.5/fscκ			
0	1	1	0	1	369.6 μs + 0.5/fscκ	372.8 μs + 1.5/fscκ			
0	1	1	1	0	395.2 μs + 0.5/fscκ	398.4 μs + 1.5/fscκ			
0	1	1	1	1	420.8 μs + 0.5/fscκ	424.0 μs + 1.5/fscκ			

- Notes 1. The interval is dependent only on CPU processing.
 - 2. The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if the minimum calculated by the following expression is smaller than 2/fsck, the minimum interval time is 2/fsck.

Minimum =
$$(n + 1) \times \frac{2^7}{fx} + \frac{56}{fx} + \frac{0.5}{fsck}$$

Maximum =
$$(n + 1) \times \frac{2^7}{fx} + \frac{72}{fx} + \frac{1.5}{fsck}$$

- Cautions 1. ADTI should not be written to during operation of the automatic transmit/receive function.
 - 2. Bits 5 and 6 must be set to 0.
 - 3. When ADTI is used to control the interval time of data transfer by automatic transmit/receive function, busy control (refer to 14.4.3 (4) (a) Busy control option) is invalid.
- Remarks 1. fx: Main system clock oscillation frequency
 - 2. fsck: Serial clock frequency

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
ADTI	ADTI7	0	0	ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	FF6BH	00H	R/W

ADTI4	ADTI3	ADTI2	ADTI1	ADTI0	Data transfer interval specification (fx = 5.0 MHz operation)	
					Minimum ^{Note}	Maximum ^{Note}
1	0	0	0	0	446.4 $μs$ + 0.5/fscκ	449.6 μs + 1.5/fscκ
1	0	0	0	1	472.0 $μs + 0.5/fscκ$	475.2 μs + 1.5/fscκ
1	0	0	1	0	497.6 μs + 0.5/fscκ	500.8 μs + 1.5/fscκ
1	0	0	1	1	523.2 μs + 0.5/fscκ	526.4 μs + 1.5/fscκ
1	0	1	0	0	548.8 μs + 0.5/fscκ	552.0 μs + 1.5/fscκ
1	0	1	0	1	574.4 μs + 0.5/fscκ	577.6 μs + 1.5/fscκ
1	0	1	1	0	600.0 μs + 0.5/fscκ	603.2 μs + 1.5/fscκ
1	0	1	1	1	625.6 μs + 0.5/fscκ	628.8 μs + 1.5/fscκ
1	1	0	0	0	651.2 μs + 0.5/fscκ	654.4 μs + 1.5/fscκ
1	1	0	0	1	676.8 μs + 0.5/fscκ	680.0 μs + 1.5/fscκ
1	1	0	1	0	702.4 μs + 0.5/fscκ	705.6 μs + 1.5/fscκ
1	1	0	1	1	728.0 μs + 0.5/fscκ	731.2 μs + 1.5/fscκ
1	1	1	0	0	753.6 μs + 0.5/fscκ	756.8 μs + 1.5/fscκ
1	1	1	0	1	779.2 μs + 0.5/fscκ	782.4 μs + 1.5/fscκ
1	1	1	1	0	804.8 μs + 0.5/fscκ	808.0 μs + 1.5/fscκ
1	1	1	1	1	830.4 μs + 0.5/fscκ	833.6 μs + 1.5/fscκ

Note The data transfer interval includes an error. The data transfer minimum and maximum intervals are found from the following expressions (n: Value set in ADTI0 to ADTI4). However, if the minimum calculated by the following expression is smaller than 2/fscκ, the minimum interval time is 2/fscκ.

Minimum =
$$(n + 1) \times \frac{2^7}{fx} + \frac{56}{fx} + \frac{0.5}{fsck}$$

Maximum =
$$(n + 1) \times \frac{2^7}{fx} + \frac{72}{fx} + \frac{1.5}{fsck}$$

Cautions 1. ADTI should not be written to during operation of the automatic transmit/receive function.

- 2. Bits 5 and 6 must be set to 0.
- 3. When ADTI is used to control the interval time of data transfer by automatic transmit/receive function, busy control (refer to 14.4.3 (4) (a) Busy control option) is invalid.

Remarks 1. fx: Main system clock oscillation frequency

2. fsck: Serial clock frequency

(2) Automatic transmit/receive data setting

(a) Transmit data setting

- [1] Write transmit data from the least significant address of buffer RAM, FAC0H (up to FAFFH). The transmit data should be in the order from higher address to lower address.
- [2] Set the automatic data transmit/receive address pointer (ADTP) to the value obtained by subtracting 1 from the number of transmit data bytes.

(b) Automatic transmit/receive mode setting

- [1] Set bit 7 (CSIE1) and bit 5 (ATE) of serial operating mode register 1 (CSIM1) to 1.
- [2] Set RE of the automatic data transmit/receive control register (ADTC) to 1.
- [3] Set the data transmit/receive transfer interval in the automatic data transmit/receive interval specification register (ADTI).
- [4] Write any value to serial I/O shift register 1 (SIO1) (transfer start trigger).

Caution Writing any value to SIO1 orders the start of an automatic transmit/receive operation; the written value has no meaning.

The following operations are automatically carried out when (a) and (b) are carried out.

- After the buffer RAM data specified by ADTP is transferred to SIO1, transmission is carried out (start of automatic transmission/reception).
- The received data is written to the buffer RAM address specified by ADTP.
- ADTP is decremented and the next data transmission/reception is carried out. Data transmission/reception continues until the ADTP decremental output becomes 00H and the data of address FAC0H is output (end of automatic transmission/reception).
- When automatic transmission/reception is terminated, bit 3 (TRF) of ADTC is cleared to 0.

(3) Communication operation

(a) Basic transmission/reception mode

This transmission/reception mode is the same as the 3-wire serial I/O mode in which the specified number of data are transmitted/received in 8-bit units.


Serial transfer is started when any data is written to serial I/O shift register 1 (SIO1) while bit 7 (CSIE1) of serial operating mode register 1 (CSIM1) is set to 1.

Upon completion of transmission of the last byte, the interrupt request flag (CSIIF1) is set. However, the termination of automatic transmission/reception should be judged by bit 3 (TRF) of the automatic data transmit/receive control register (ADTC), not CSIIF1.

If busy control and strobe control are not executed, the P23/STB and P24/BUSY pins can be used as normal I/O ports.

Figure 14-8 shows the basic transmission/reception mode operation timing, and Figure 14-9 shows the operation flowchart. The operation of the buffer RAM to transmit/receive 6-byte data is shown in Figure 14-10.

Figure 14-8. Basic Transmission/Reception Mode Operation Timing



- Cautions 1. Because, in the basic transmission/reception mode, the automatic transmit/ receive function writes/reads data to/from the buffer RAM after 1-byte transmission/ reception, an interval is inserted until the next transmission/reception.

 As the buffer RAM write/read is performed at the same time as CPU processing, the maximum interval is dependent upon CPU processing and the value of the automatic data transmit/receive interval specification register (ADTI) (see (5) Automatic transmit/receive interval).
 - 2. When TRF is cleared, the SO1 pin becomes low level.

Remark CSIIF1: Interrupt request flag

TRF: Bit 3 of the automatic data transmit/receive control register (ADTC)




Figure 14-9. Basic Transmission/Reception Mode Flowchart

ADTP: Automatic data transmit/receive address pointer

ADTI: Automatic data transmit/receive interval specification register

SIO1: Serial I/O shift register 1

TRF: Bit 3 of the automatic data transmit/receive control register (ADTC)

In 6-byte transmission/reception (ARLD = 0, RE = 1) in basic transmission/reception mode, buffer RAM operates as follows.

(i) Before transmission/reception (refer to Figure 14-10 (a))

After arbitrary data has been written to serial I/O shift register 1 (SIO1) (start trigger: this data is not transferred), transmit data 1 (T1) is transferred from the buffer RAM to SIO1. When transmission of the first byte is completed, receive data 1 (R1) is transferred from SIO1 to the buffer RAM, and the automatic data transmit/receive address pointer (ADTP) is decremented. Then transmit data 2 (T2) is transferred from the buffer RAM to SIO1.

(ii) 4th byte transmission/reception point (refer to Figure 14-10 (b))

Transmission/reception of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to SIO1. When transmission of the fourth byte is completed, receive data 4 (R4) is transferred from SIO1 to the buffer RAM, and ADTP is decremented.

(iii) Completion of transmission/reception (refer to Figure 14-10 (c))

When transmission of the sixth byte is completed, receive data 6 (R6) is transferred from SIO1 to the buffer RAM, and the interrupt request flag (CSIIF1) is set (INTCSI1 generation).

Figure 14-10. Buffer RAM Operation in 6-Byte Transmission/Reception (in Basic Transmission/Reception Mode) (1/2)

(a) Before transmission/reception






Figure 14-10. Buffer RAM Operation in 6-Byte Transmission/Reception (in Basic Transmission/Reception Mode) (2/2)

(b) 4th byte transmission/reception point



(c) Completion of transmission/reception



(b) Basic transmission mode

In this mode, the specified number of 8-bit unit data are transmitted.


Serial transfer is started when any data is written to serial I/O shift register 1 (SIO1) while bit 7 (CSIE1) of serial operating mode register 1 (CSIM1) is set to 1.

Upon completion of transmission of the last byte, the interrupt request flag (CSIIF1) is set. However, the termination of automatic transmission/reception should be judged by bit 3 (TRF) of the automatic data transmit/receive control register (ADTC), not CSIIF1.

If a receive operation, busy control, and strobe control are not executed, the P20/SI1, P23/STB, and P24/BUSY pins can be used as normal I/O ports.

Figure 14-11 shows the basic transmission mode operation timing, and Figure 14-12 shows the operation flowchart. The operation of the buffer RAM to transmit 6-byte data in transmission mode is shown in Figure 14-13.

Figure 14-11. Basic Transmission Mode Operation Timing



- Cautions 1. Because, in the basic transmission mode, the automatic transmit/receive function reads data from the buffer RAM after 1-byte transmission, an interval is inserted until the next transmission. As the buffer RAM read is performed at the same time as CPU processing, the maximum interval is dependent upon CPU processing and the value of the automatic data transmit/receive interval specification register (ADTI) (see (5) Automatic transmit/receive interval).
 - 2. When TRF is cleared, the SO1 pin becomes low level.

Remark CSIIF1: Interrupt request flag

TRF: Bit 3 of the automatic data transmit/receive control register (ADTC)




Figure 14-12. Basic Transmission Mode Flowchart

ADTP: Automatic data transmit/receive address pointer

ADTI: Automatic data transmit/receive interval specification register

SIO1: Serial I/O shift register 1

TRF: Bit 3 of the automatic data transmit/receive control register (ADTC)

In 6-byte transmission (ARLD = 0, RE = 0) in basic transmission mode, buffer RAM operates as follows.

(i) Before transmission (refer to Figure 14-13 (a))

After arbitrary data has been written to serial I/O shift register 1 (SIO1) (start trigger: this data is not transferred), transmit data 1 (T1) is transferred from the buffer RAM to SIO1. When transmission of the first byte is completed, the automatic data transmit/receive address pointer (ADTP) is decremented. Then transmit data 2 (T2) is transferred from the buffer RAM to SIO1.

(ii) 4th byte transmission point (refer to Figure 14-13 (b))

Transmission of the third byte is completed, and transmit data 4 (T4) is transferred from the buffer RAM to SIO1. When transmission of the fourth byte is completed, ADTP is decremented.

(iii) Completion of transmission (refer to Figure 14-13 (c))

When transmission of the sixth byte is completed, the interrupt request flag (CSIIF1) is set (INTCSI1 generation).

Figure 14-13. Buffer RAM Operation in 6-Byte Transmission (in Basic Transmission Mode) (1/2)






Figure 14-13. Buffer RAM Operation in 6-Byte Transmission (in Basic Transmission Mode) (2/2)

(b) 4th byte transmission point



(c) Completion of transmission



(c) Repeat transmission mode

In this mode, data stored in the buffer RAM is transmitted repeatedly.


Serial transfer is started by writing any data to serial I/O shift register 1 (SIO1) while bit 7 (CSIE1) of serial operating mode register 1 (CSIM1) is set to 1.

Unlike the basic transmission mode, after the last byte (data in address FAC0H) has been transmitted, the interrupt request flag (CSIIF1) is not set, the value at the time the transmission was started is set in the automatic data transmit/receive address pointer (ADTP) again, and the buffer RAM contents are transmitted again.

When a reception operation, busy control, and strobe control are not performed, the P20/SI1, P23/STB, and P24/BUSY pins can be used as normal I/O ports.

The repeat transmission mode operation timing is shown in Figure 14-14, and the operation flowchart in Figure 14-15. The operation of the buffer RAM to transmit 6-byte data in repeat transmission mode is shown in Figure 14-16.

Figure 14-14. Repeat Transmission Mode Operation Timing



Caution Since, in the repeat transmission mode, a read is performed on the buffer RAM after the transmission of one byte, the interval is included in the period up to the next transmission. As the buffer RAM read is performed at the same time as CPU processing, the maximum interval is dependent upon the CPU operation and the value of the automatic data transmit/receive interval specification register (ADTI) (see (5) Automatic transmit/receive interval).




Figure 14-15. Repeat Transmission Mode Flowchart

ADTP: Automatic data transmit/receive address pointer

ADTI: Automatic data transmit/receive interval specification register

SIO1: Serial I/O shift register 1

When data of 6 bytes are transmitted in repeat transmission mode (ARLD = 1, RE = 0), the buffer RAM operates as follows.

(i) Before transmission (refer to Figure 14-16 (a))

After arbitrary data has been written to serial I/O shift register 1 (SIO1) (start trigger: this data is not transferred), transmit data 1 (T1) is transferred from the buffer RAM to SIO1. When transmission of the first byte is completed, the automatic data transmit/receive address pointer (ADTP) is decremented. Then transmit data 2 (T2) is transferred from the buffer RAM to SIO1.

(ii) Upon completion of transmission of 6 bytes (refer to Figure 14-16 (b))

When transmission of the sixth byte is completed, the interrupt request flag (CSIIF1) is not set. The first pointer value is set again to ADTP.

(iii) 7th byte transmission point (refer to Figure 14-16 (c))


Transmit data 1 (T1) is transferred from the buffer RAM to SIO1 again. When transmission of the first byte is completed, ADTP is decremented. Then transmit data 2 (T2) is transferred from the buffer RAM to SIO1.

Figure 14-16. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (1/2)


(a) Before transmission

Figure 14-16. Buffer RAM Operation in 6-Byte Transmission (in Repeat Transmission Mode) (2/2)

(b) Upon completion of transmission of 6 bytes



(c) 7th byte transmission point



(d) Automatic transmission/reception suspension and restart

Automatic transmission/reception can be temporarily suspended by resetting bit 7 (CSIE1) of serial operating mode register 1 (CSIM1) to 0.

If 8-bit data transfer is in progress, the transmission/reception is not suspended if bit 7 (CSIE1) is reset to 0. It is suspended upon completion of 8-bit data transfer.


When suspended, bit 3 (TRF) of the automatic data transmit/receive control register (ADTC) is set to 0 after transfer of the 8th bit, and all the port pins used alternately as serial interface pins (P20/SI1, P21/SO1, P22/SCK1, P23/STB, and P24/BUSY) are set to the port mode.

To resume automatic transmission/reception, set CSIE1 to 1 and write any value to serial I/O shift register 1 (SIO1). This enables transmission of the remaining data.

- Cautions 1. If the HALT instruction is executed during automatic transmission/reception, transfer is suspended and the HALT mode is set even during 8-bit data transfer.

 When the HALT mode is cleared, automatic transmission/reception is restarted at the suspended point.
 - 2. When suspending automatic transmission/reception, do not change the operating mode to 3-wire serial I/O mode while TRF = 1.

Figure 14-17. Automatic Transmission/Reception Suspension and Restart



CSIE1: Bit 7 of serial operating mode register 1 (CSIM1)

(4) Synchronization control

Busy control and strobe control are used to synchronize transmission/reception data between the master device and slave device.

By using these functions, a bit slippage in data being transmitted/received can be detected.


(a) Busy control option

Busy control is used to allow a slave device to output a busy signal to the master device, so that the master device puts serial transmission/reception into a wait state while the busy signal is active. To use the busy control option, the following conditions must be satisfied.

- Set bit 5 (ATE) of serial operating mode register 1 (CSIM1) to 1.
- Set bit 1 (BUSY1) of the automatic data transmit/receive control register (ADTC) to 1.

Figure 14-18 shows the system configuration of the master device and a slave device when the busy control option is used.

Figure 14-18. System Configuration with Busy Control Option



The master device inputs the busy signal output by the slave device to the BUSY/P24 pin. It samples the input busy signal in synchronization with the fall of the serial clock. Even if the busy signal becomes active while 8-bit data is being transmitted or received, transmission/reception is not put into a wait state. If the busy signal is active at the rising edge of the serial clock two clocks after transmission or reception of 8-bit data has been completed, the busy signal becomes valid. After that, transmission or reception is put into a wait state while the busy signal is active.

The active level of the busy signal is specified by bit 0 (BUSY0) of ADTC, as follows.

BUSY0 = 0: Active high BUSY0 = 1: Active low

When using the busy control option, select the internal clock as the serial clock. Busy control cannot be executed with an external clock.

Figure 14-19 shows the operation timing when using the busy control option.

Caution Busy control cannot be executed when the interval time is controlled by using the automatic data transmit/receive interval specification register (ADTI). If an attempt is made to execute both control operations at the same time, busy control is invalid.

Figure 14-19. Operation Timing When Using Busy Control Option (BUSY0 = 0)

Caution When TRF is cleared, the SO1 pin becomes low level.

Remark CSIIF1: Interrupt request flag

TRF: Bit 3 of the automatic data transmit/receive control register (ADTC)

When the busy signal becomes inactive, the wait is cleared. If the sampled busy signal is inactive, transmission/reception of the next 8-bit data is started at the falling edge of the next serial clock. Note that, because the busy signal is asynchronous to the serial clock, it takes the master device up to 1 clock to sample the busy signal even if the slave device has made the busy signal inactive. In addition, it takes 0.5 clock until data transfer is started after the signal has been sampled.

To clear the wait, therefore, it is necessary for the slave device to keep the busy signal inactive for at least 1.5 clocks.

Figure 14-20 shows the timing of the busy signal and wait clearance. In Figure 14-20, the busy signal becomes active as soon as transmission/reception has started.




Figure 14-20. Busy Signal and Clearing Wait (BUSY0 = 0)

(b) Busy & strobe control option

Strobe control is used to synchronize data transmission/reception between the master device and a slave device. The master device outputs a strobe signal from the STB/P23 pin on completion of transmission/reception of 8-bit data. This strobe signal informs the slave device of the data transmission/reception completion timing of the master device. Therefore, synchronization can be established even if bit slippage occurs due to noise carried on the serial clock, keeping bit slippage from affecting transmission of the next byte.

To use the strobe control option, the following conditions must be satisfied.

- Set bit 5 (ATE) of serial operating mode register 1 (CSIM1) to 1.
- Set bit 2 (STRB) of the automatic data transmit/receive control register (ADTC) to 1.

Usually, the busy control and strobe control options are simultaneously used for handshaking. In this case, the strobe signal is output from the STB/P23 pin and the BUSY/P24 pin is sampled. While a busy signal is being input to the pin, transmission/reception can be put into a wait state.

If strobe control is not executed, the P23/STB pin can be used as a normal I/O port pin.

Figure 14-21 shows the operation timing when using the busy & strobe control option.

When the strobe control option is used, the interrupt request flag (CSIIF1) that is set on completion of transmission/reception is set after the strobe signal has been output.




Figure 14-21. Operation Timing When Using Busy & Strobe Control Option (BUSY0 = 0)

Caution When TRF is cleared, the SO1 pin becomes low level.

Remark CSIIF1: Interrupt request flag

TRF: Bit 3 of the automatic data transmit/receive control register (ADTC)

(c) Bit slippage detection function with busy signal

During automatic transmission/reception, bit slippage may take place in the serial clock of the slave device due to the noise carried on the serial clock signal output by the master device. Unless the strobe control option is used at this time, the bit slippage affects transmission of the next byte. In such a case, the master device can detect the bit slippage by using the busy control option and checking the busy signal during transmission.


The bit slippage is detected by using the busy signal as follows.

The slave outputs a busy signal after the 8th rise of the serial clock during data transmission/reception (at this time, make the busy signal inactive within two clocks to stop the master device putting transmission/reception into a wait state).

The master samples the busy signal in synchronization with the fall of the serial clock. If bit slippage does not occur, the busy signal is found to be inactive after it has been sampled eight times. If the busy signal is found to be active when it has been sampled, it is assumed that bit slippage has occurred, and error processing is performed (by setting bit 4 (ERR) of the automatic data transmit/receive control register (ADTC) to 1).

Figure 14-22 shows the operation timing of the bit slippage detection function using the busy signal.

Figure 14-22. Operation Timing of Bit Slippage Detection Function Using Busy Signal (BUSY0 = 1)



CSIIF1: Interrupt request flag

CSIE1: Bit 7 of serial operating mode register 1 (CSIM1)

ERR: Bit 4 of the automatic data transmit/receive control register (ADTC)

(5) Automatic transmit/receive interval

When the automatic transmit/receive function is used, one byte is transmitted/received and then the buffer RAM is read/written; therefore an interval is inserted before the next transmission/reception.

When the automatic transmit/receive function is performed using an internal clock, since the read/write operations from/to the buffer RAM are done in parallel with CPU processing, the interval depends on the CPU processing at the timing of the serial clock's eighth rising-edge and the value set in the automatic data transmit/receive interval specification register (ADTI). Whether or not the interval depends on ADTI can be selected by setting bit 7 (ADTI7) of ADTI.

When ADTI7 is set to 0, the interval depends only on the CPU processing. When ADTI7 is set to 1, the interval is the value determined by the contents of ADTI or other value determined by CPU processing, whichever is greater.

When the automatic transmit/receive function is performed using an external clock, the clock must be selected so that the interval is longer than the value shown in (b).

Figure 14-23. Automatic Transmit/Receive Interval

CSIIF1: Interrupt request flag

(a) When automatic transmit/receive function is performed using an internal clock

The internal clock operation is selected when bit 1 (CSIM11) of serial operating mode register 1 (CSIM1) is set to 1.

In this case, the interval is determined as follows by CPU processing.

When bit 7 (ADTI7) of the automatic data transmit/receive interval specification register (ADTI) is set to 0, the interval is determined by CPU processing. When ADTI7 is set to 1, the interval is determined by the contents of ADTI or by CPU processing, whichever is greater.

For the interval determined by ADTI, see **Figure 14-5 Format of Automatic Data Transmit/Receive Interval Specification Register**.

Table 14-3. Interval Determined by CPU Processing (with Internal Clock Operation)

CPU Processing	Interval
When using multiplication instruction	MAX. (2.5Тscк, 13Тсри)
When using division instruction	МАХ. (2.5Тscк, 20Тсри)
External access 1-wait mode	МАХ. (2.5Тscк, 9Тсри)
Other than above	MAX. (2.5Тscк, 7Тсри)

Tsck: 1/fsck

fsck: Serial clock frequency


TCPU: 1/fCPU

fcpu: CPU clock (set by bits 0 to 2 (PCC0 to PCC2) of the

processor clock control register (PCC))

MAX. (a, b): a or b, whichever is greater

Figure 14-24. Operation Timing When Automatic Transmit/Receive Function Is Operating with Internal Clock



fx: Main system clock oscillation frequency

fcpu: CPU clock (set by bits 0 to 2 (PCC0 to PCC2) of the processor clock control register (PCC))

Tcpu: 1/fcpu Tscк: 1/fscк

fscк: Serial clock frequency

(b) When automatic transmit/receive function is performed using an external clock

The external clock operation is selected when bit 1 (CSIM11) of serial operating mode register 1 (CSIM1) is cleared to 0.

When the automatic transmit/receive function is performed using an external clock, the clock must be selected so that the interval is longer than the values shown below.

Table 14-4. Interval Determined by CPU Processing (with External Clock Operation)

CPU Processing	Interval
When using multiplication instruction	13Tcpu or more
When using division instruction	20Tcpu or more
External access 1-wait mode	9Tcpu or more
Other than above	7Tcpu or more

TCPU: 1/fCPU

fcpu: CPU clock (set by bits 0 to 2 (PCC0 to PCC2) of the processor

clock control register (PCC))

CHAPTER 15 VFD CONTROLLER/DRIVER

15.1 VFD Controller/Driver Functions

The functions of the VFD controller/driver incorporated in the μ PD780208 Subseries are as follows.

- (1) Automatically outputs the segment signals (DMA operation) and digit signals by automatically reading data displayed.
- (2) Controls 9- to 40-segment and 2- to 16-digit VFDs (vacuum fluorescent display) using display mode registers 0, 1, and 2 (DSPM0 to DSPM2).
- (3) Digit signal output timing can be specified freely by selecting display mode 2 using display mode register 0 (DSPM0).
- (4) Pins not used for VFD display can be used as output and I/O ports (but FIP0 to FIP12 are display output-only pins).
- (5) Luminance can be adjusted in 8 levels using display mode register 1 (DSPM1).
- (6) Incorporates hardware for key scan application.
 - · Generates interrupt signal (INTKS) indicating key scan timing.
 - Outputs key scan signals from segment output pins by setting key scan data to port 8 through port 12.
 - · Detects timing at which key scan data are output by the key scan flag (KSF).
- (7) Incorporates a high-withstanding-voltage output buffer that can directly drive the VFD.
- (8) The display output pins can be connected to on-chip pull-down resistors by mask option.
 - Cautions 1. This cannot be used with the subsystem clock. To stop the main oscillation, stop the display in advance by setting bits 4 to 7 (DIGS0 to DIGS3) of display mode register 1 (DSPM1) to 0000.
 - 2. Set ports 8 through 12 to 0 and output latches to 0 before doing the following:
 - Using the VFD controller/driver
 - Stopping display




Figure 15-1. VFD Controller Operation Timing in Display Mode 1 (DSPM05 = 0)

DSPM05: Bit 5 of display mode register 0 (DSPM0)

n: Displayed digits – 1 (Digits 2 to 16 can be selected using display mode register 1 (DSPM1))

T_{DSP}: 1 display cycle (1024/f_x (204.8 µs: @ 5.0 MHz operation) or 2048/f_x (409.6 µs: @ 5.0 MHz operation))

Tks: Key scan timing (Tks = TDSP)

TCYT: Display cycle ($TCYT = TDSP \times (Displayed digits + 1)$)

TDIG: Pulse width of digit signal (Can be selected from 8 types using DSPM1)

Note The user can select the cut width of the segment signals by setting bits 1 to 3 (DIMS1 to DIMS3) of DSPM1. Therefore, actual output waveforms may be different from the above illustration and have the cut widths shown in Figure 15-6.

Remark If DSPM05 is set to 1, digit signals are output according to the values set in the display RAM.

There are 53 display output pins. Of these, 40 pins, FIP13 to FIP52, have alternate port functions. These pins are used as port pins when display stop is set using bits 4 to 7 (DIGS0 to DIGS3) of display mode register 1 (DSPM1).

Even when display is enabled, display output pins not used for outputting digit signals and segment signals can be used as port pins.

Table 15-1. Relationship Between Display Output Pins and Port Pins

Display Pin Name	Alternate Port Name	I/O
FIP13	P80	For output port
to	to	
FIP20	P87	
FIP21	P90	For output port
to	to	
FIP28	P97	
FIP29	P100	I/O port
to	to	
FIP36	P107	
FIP37	P110	I/O port
to	to	
FIP44	P117	
FIP45	P120	I/O port
to	to	
FIP52	P127	

15.2 VFD Controller/Driver Configuration


The VFD controller/driver consists of the following hardware.

Table 15-2. VFD Controller/Driver Configuration

Item	Configuration
Display output	53 pins (segments: 9 to 40, digits: 2 to 16)
Control registers	Display mode register 0 (DSPM0) Display mode register 1 (DSPM1)
	Display mode register 2 (DSPM2)

User's Manual U11302EJ4V0UM

Figure 15-2. VFD Controller/Driver Block Diagram



15.3 VFD Controller/Driver Control Registers

15.3.1 Control registers

There are three registers for controlling the VFD controller/driver.

- Display mode register 0 (DSPM0)
- Display mode register 1 (DSPM1)
- Display mode register 2 (DSPM2)

(1) Display mode register 0 (DSPM0) (see Figure 15-3)

This register sets the following and displays the display timing/key scan state.

- · Display mode
- · Display segment number/display output total number
- Mode for subsystem clock noise eliminator

DSPM0 is set with an 8-bit memory manipulation instruction. However, only bit 7 (KSF) can be read with a 1-bit memory manipulation instruction.

RESET input sets DSPM0 to 00H.

(2) Display mode register 1 (DSPM1) (see Figure 15-4)

This register sets the following.

- · Display digit number/display pattern number
- · Cut width of the VFD output signal
- Display cycle (TDSP)

When bit 0 (DIMS0) is set to 1 and the display cycle to $2048/f_x$ ($409.6 \,\mu s$: @ 5.0 MHz operation), light leakage is reduced. As the display cycle approaches the commercial power supply frequency when the display digits are increased, the display will flicker. In this case, select $1024/f_x$ ($204.8 \,\mu s$: @ 5.0 MHz operation). If light leaks, adjust the cut width of the digit signal using bits 1 to 3 (DIMS1 to DIMS3).

DSPM1 is set with an 8-bit memory manipulation instruction.

RESET input sets DSPM1 to 00H.

(3) Display mode register 2 (DSPM2) (see Figure 15-5)


DSPM2 is the register that holds the number of mask bits in the display data storage area when display mode 2 (DSPM05 = 1) is selected by display mode register 0 (DSPM0). By using this register to mask the part of the display data that does not need to be rewritten, the software workload is reduced.

Mask bits are assigned from S0 (= the least significant bit of the lowest address in the display output area defined by bits 0 to 4 of DSPM0).

DSPM2 is set with an 8-bit memory manipulation instruction.

RESET input sets DSPM2 to 00H.

The following illustration shows the status of the display data memory when the number of segments is 32 and the number of mask bits is 11.



: The shaded part shows the area in which display data is rewritable during display

: The slashed part shows the area in which display data is not rewritable during display (display data are fixed)

Caution The number of mask bits specified must be below the total number of display outputs defined by display mode register 0 (DSPM0).

Figure 15-3. Format of Display Mode Register 0 (1/2)

Symbol Address R/W After reset DSPM0 KSF | DSPM06 | DSPM05 | SEGS4 | SEGS3 | SEGS2 | SEGS1 | SEGS0 | FFA0H 0 0 H R/W

Note When the total number of digits and segments together exceeds 53, the digits have priority.

Figure 15-3. Format of Display Mode Register 0 (2/2)

Symbol								0		After reset	R/W
DSPM0	KSF	DSPM06	DSPM05	SEGS4	SEGS3	SEGS2	SEGS1	SEGS0	FFA0H	0 0 H	R/W ^{Note 1}

R/W	DSPM05	Display mode setting						
	0	Display mode 1 (Segment/character type)						
	1	Display mode 2 (Type in which a segment spans over two or more grids.)						

R/W	DSPM06	Subsystem clock noise eliminator mode setting ^{Note 2}						
	0	2.5 MHz < fx ≤ 5.0 MHz						
	1	$1.25 \text{ MHz} \le f_X \le 2.5 \text{ MHz}^{\text{Note 3}}$						

R	KSF	Timing state
	0	Display timing
	1	Key scan timing

Notes 1. Bit 7 (KSF) is a read-only bit.

- 2. Set the values according to the main system clock oscillation frequency (fx) used. The noise eliminator is enabled during VFD display operations.
- 3. If fx selected is between 1.25 MHz and 2.5 MHz, set DSPM06 to 1 prior to VFD display.

Caution When a main system clock frequency below 1.25 MHz is selected and the VFD controller/ driver is used, make sure to use the main system clock for watch timer counting by setting TCL24 to 0.

Figure 15-4. Format of Display Mode Register 1

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0
 Address
 After reset
 R/W

 DSPM1
 DIGS3
 DIGS2
 DIGS1
 DIGS0
 DIMS3
 DIMS2
 DIMS1
 DIMS0
 F F A 1 H
 0 0 H
 R/W

DIMS	Display mode cycle setting						
0	1024/fx is 1 display cycle. (1 display cycle = 204.8 μ s: when operated at 5.0 MHz)						
1	2048/fx is 1 display cycle. (1 display cycle = 409.6 μ s: when operated at 5.0 MHz)						

DIMS3	DIMS2	DIMS1	VFD output signal cut width
0	0	0	1/16
0	0	1	2/16
0	1	0	4/16
0	1	1	6/16
1	0	0	8/16
1	0	1	10/16
1	1	0	12/16
1	1	1	14/16

DIGS3	DIGS2	DIGS1	DIGS0	Display digit (display mode 1) DSPM05 = 0	Display pattern (display mode 2) DSPM05 = 1
0	0	0	0	Display stopped (static display) ^{Note}	Display stopped (static display) ^{Note}
0	0	0	1	2 digits	2 patterns
0	0	1	0	3 digits	3 patterns
0	0	1	1	4 digits	4 patterns
0	1	0	0	5 digits	5 patterns
0	1	0	1	6 digits	6 patterns
0	1	1	0	7 digits	7 patterns
0	1	1	1	8 digits	8 patterns
1	0	0	0	9 digits	9 patterns
1	0	0	1	10 digits	10 patterns
1	0	1	0	11 digits	11 patterns
1	0	1	1	12 digits	12 patterns
1	1	0	0	13 digits	13 patterns
1	1	0	1	14 digits 14 patterns	
1	1	1	0	15 digits 15 patterns	
1	1	1	1	16 digits	16 patterns

Note Static display is possible when display stop is selected, by manipulating the port output latch.

Remark fx: Main system clock oscillation frequency

DSPM05: Bit 5 of display mode register 0 (DSPM0)

Figure 15-5. Format of Display Mode Register 2 (1/2)

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0
 Address
 After reset
 R/W

 DSPM2
 0
 0
 USEG5 USEG4 USEG3 USEG2 USEG1 USEG0
 F F A 2 H
 0 0 H
 R/W

USEG5	USEG4	USEG3	USEG2	USEG1	USEG0	Number of mask bits to be written
0	0	0	0	0	0	None
0	0	0	0	0	1	1
0	0	0	0	1	0	2
0	0	0	0	1	1	3
0	0	0	1	0	0	4
0	0	0	1	0	1	5
0	0	0	1	1	0	6
0	0	0	1	1	1	7
0	0	1	0	0	0	8
0	0	1	0	0	1	9
0	0	1	0	1	0	10
0	0	1	0	1	1	11
0	0	1	1	0	0	12
0	0	1	1	0	1	13
0	0	1	1	1	0	14
0	0	1	1	1	1	15
0	1	0	0	0	0	16
0	1	0	0	0	1	17
0	1	0	0	1	0	18
0	1	0	0	1	1	19
0	1	0	1	0	0	20
0	1	0	1	0	1	21
0	1	0	1	1	0	22
0	1	0	1	1	1	23
0	1	1	0	0	0	24
0	1	1	0	0	1	25
0	1	1	0	1	0	26
0	1	1	0	1	1	27
0	1	1	1	0	0	28
0	1	1	1	0	1	29
0	1	1	1	1	0	30
0	1	1	1	1	1	31

Figure 15-5. Format of Display Mode Register 2 (2/2)

R/W Symbol 6 5 4 3 2 1 0 Address After reset DSPM2 0 0 USEG5 USEG4 USEG3 USEG2 USEG1 USEG0 FFA2H 0 0 H R/W

USEG5	USEG4	USEG3	USEG2	USEG1	USEG0	Number of mask bits to be written
1	0	0	0	0	0	32
1	0	0	0	0	1	33
1	0	0	0	1	0	34
1	0	0	0	1	1	35
1	0	0	1	0	0	36
1	0	0	1	0	1	37
1	0	0	1	1	0	38
1	0	0	1	1	1	39
Othe	er than t	he abov	e			Setting prohibited

15.3.2 One-display period and cut width

The digit signal is equally cut at the beginning and end of the display period by the cut width set by bits 1 to 3 (DIMS1 to DIMS3) of display mode register 1 (DSPM1).




Figure 15-6. Cut Width of Segment/Digit Signal

0 is output for the first one-display cycle when display is started from the display stop status.




Figure 15-7. VFD Controller Display Start Timing

n: Displayed digits - 1 (Digits 2 to 16 can be selected using display mode register 1 (DSPM1))

TDSP: 1 display cycle (1024/fx (204.8 μ s: @ 5.0 MHz operation) or 2048/fx (409.6 μ s: @ 5.0 MHz operation))

TKS: Key scan timing (TKS = TDSP)

TDIG: Pulse width of digit signal (Can be selected from 8 types using DSPM1)

Note The user can select the cut width of the segment signals by setting bits 1 to 3 (DIMS1 to DIMS3) of DSPM1. Therefore, actual output waveforms may be different from the above illustration and have the cut widths shown in Figure 15-6.

15.4 Selecting Display Mode

The number of segments and digits displayed by the VFD controller/driver depends on the display mode set.




Figure 15-8. Selection of Display Mode

Caution When the total number of digits and segments together exceeds 53, the digits have priority.

15.5 Display Mode and Display Output

The on-chip VFD controller/driver assigns pins FIP0 to FIP52/P127 to digit signals and segment signals (in this order). The number assigned is specified by display mode registers 0 and 1 (DSPM0 and DSPM1). The remaining pins are assigned as general-purpose ports.

The pin configuration for a 14-segment display is shown below as an example.

Figure 15-9. Pin Configuration for 14-Segment Display

Dia nama		Number of display digits selected													
Pin name	Display stop	2	3	4		14	15	16							
FIP0	FIP0	T0	T0	T0		T0	T0	T0							
FIP1	FIP1	T1	T1	T1		T1	T1	T1							
FIP2	FIP2	S0	T2	T2		T2	T2	T2							
FIP3	FIP3	S1	S0	Т3	\	T3	T3	T3							
FIP4	FIP4	S2	S1	S0	\ <u>'</u>	T4	T4	T4							
FIP5	FIP5	S3	S2	S1	',	T5	T5	T5							
FIP6	FIP6	S4	S3	S2	\'\	T6	T6	T6							
FIP7	FIP7	S5	S4	S3	\'	T7	T 7	T7							
FIP8	FIP8	S6	S5	S4	',	T8	T8	T8							
FIP9	FIP9	S7	S6	S5	',	Т9	T9	T9							
FIP10	FIP10	S8	S7	S6	\	T10	T10	T10							
FIP11	FIP11	S9	S8	S7	\'	T11	T11	T11							
FIP12	FIP12	S10	S9	S8	\	T12	T12	T12							
FIP13/P80	P80	S11	S10	S9] `	T13	T13	T13							
FIP14/P81	P81	S12	S11	S10]	S0	T14	T14							
FIP15/P82	P82	S13	S12	S11]	S1	S0	T15							
FIP16/P83	P83	P83	S13	S12		S2	S1	S0							
FIP17/P84	P84	P84	P84	S13	<u> </u>	S3	S2	S1							
FIP18/P85	P85	P85	P85	P85		S4	S3	S2							
FIP19/P86	P86	P86	P86	P86	',	S5	S4	S3							
FIP20/P87	P87	P87	P87	P87	',	S6	S5	S4							
FIP21/P90	P90	P90	P90	P90	\',	S7	S6	S5							
FIP22/P91	P91	P91	P91	P91	\'	S8	S7	S6							
FIP23/P92	P92	P92	P92	P92	',	S9	S8	S7							
FIP24/P93	P93	P93	P93	P93	\	S10	S9	S8							
FIP25/P94	P94	P94	P94	P94		S11	S10	S9							
FIP26/P95	P95	P95	P95	P95	\\	S12	S11	S10							
FIP27/P96	P96	P96	P96	P96		S13	S12	S11							
FIP28/P97	P97	P97	P97	P97		P97	S13	S12							
FIP29/P100	P100	P100	P100	P100		P100	P100	S13							
FIP30/P101	P101	P101	P101	P101		P101	P101	P101							
FIP31/P102	P102	P102	P102	P102		P102	P102	P102							
:			:				i.								
FIP51/P126	P126	P126	P126	P126		P126	P126	P126							
FIP52/P127	P127	P127	P127	P127		P127	P127	P127							

Remark T0 to T15: Display digit pins S0 to S13: Segment pins

15.6 Display Data Memory


The display data memory is the area for storing the segment data to be displayed.

This memory is mapped at addresses FA30H to FA7FH. To display data on the VFD, the VFD controller reads the data stored in this memory regardless of the type of operations performed by the CPU (DMA operations).

The area not used for the display data can be used as normal RAM area.

At the key scan timing (Tks), all segment outputs and digit outputs become "0" and the output latch data of ports 8, 9, 10, 11, and 12 are output to FIP37/P110 to FIP52/P127.

Figure 15-10. Relationship Between Display Data Memory Contents and Segment Output



15.7 Key Scan Flag and Key Scan Data

15.7.1 Key scan flag

The key scan flag (KSF) is set to 1 during the key scan timing and reset automatically to 0 during the display timing.

KSF is mapped at bit 7 of display mode register 0 (DSPM0) and can be tested one bit at a time. It cannot be written.

By testing the KSF, it can be determined if it is during the key scan timing and if the data input using keys is correct.

15.7.2 Key scan data

The data stored in ports 8, 9, 10, 11, and 12 are output from pins FIP13 to FIP52 at the key scan timing. By changing the data output from ports 11 and 12 during the key scan timing, key scan can be performed using these pins FIP13 to FIP52.

Caution If, during the key scan timing, scanning is performed which causes both the segment and digit lines to turn ON at the same time, the display may be disturbed.

15.8 Light Leakage of VFD

Light may leak when a VFD is driven using the μ PD780208 Subseries. Two possible causes are as follows.

(1) Light leakage due to a short blanking time

Figure 15-11 shows the signal waveforms when only the first digit of two digits to be displayed is lit. As shown in this figure, when the blanking time is short, the T1 signal rises before the segment signal

As shown in this figure, when the blanking time is short, the 11 signal rises before the segment signal disappears, resulting in light leakage.

Generally, as approximately 20 μ s is required for the blanking time, consider the values set to display mode register 1 (DSPM1) carefully.




Figure 15-11. Light Leakage due to Short Blanking Time

(2) Light leakage due to capacitance between segment and grid of VFD

As shown in Figure 15-13, light may leak even if the blanking time is sufficient. As shown by Csg in Figure 15-12, as there is capacitance between the grid and segment of the VFD, the timing signal pin voltage will be increased via Csg when the segment signal turns on.

As shown in Figure 15-13, when this voltage exceeds the cut-off voltage (Εκ), light will leak.

This spike noise voltage depends on the size of Csg and the on-chip pull-down resistor (RL). The greater the value of Csg or the RL value, the greater the voltage, making it easy for light to leak.

This CsG value differs according to the area of the data displayed on the VFD. The greater the area, the greater CsG. Consequently, pull-down resistor values with which light will not leak also depend on the size of the VFD.

As the value of the pull-down resistor incorporated by the mask option is comparatively great, in some cases, light leakage cannot be controlled with resistance only.

If the quality of the display is insufficient, increase the back bias (increase the $E\kappa$), place a filter over the VFD, or attach a 10 k Ω pull-down resistor externally to the timing signal pin.

Depending on the duty cycle of the spike noise voltage for the whole display period, the ease with which light leaks due to Csg varies. The fewer the number of digits displayed, the easier it is for light to leak. Lowering the luminance of the display is also effective.

PD780205

VDD

+ 5 V

S0
T0
Csg =

Segment grid filament

Figure 15-12. Light Leakage due to Csg

Eк: Cut-off voltage

RL: On-chip pull-down resistor




Figure 15-13. Waveform of Light Leakage due to Csg

 V_{LOAD}

15.9 Display Examples

The μ PD780208 Subseries has a VFD controller/driver that enables the following three types of VFD display. Display types can be switched by setting bit 5 (DSPM05) of display mode register 0 (DSPM0).


- Segment type (Display mode 1: DSPM05 = 0)
- Dot type (Display mode 1: DSPM05 = 0)
- Display type in which a segment spans two or more grids (Display mode 2: DSPM05 = 1)

The following figures show VFD display examples for each display type.


(1) Segment type: 10 segments x 11 digits

	, SUN	MON	TUE	WED	THU	FRI	SAT			a
AM i	- -	-	j •	II	 	—	_			f g b
PM j	<u>_</u> I	<u> </u>	<u>j •</u>	_ I	<u>_</u> ı		<u> </u>	 	 	e d c
0	1	2	3	4	5	6	7	8	9	10 ^h

(2) Dot type: 35 segments x 16 digits



(3) Display type in which a segment spans two or more grids: 23 segments x 7 patterns




15.9.1 Segment type (display mode 1: DSPM05 = 0)

Figure 15-14 shows the display data memory configuration and data reading order when the device controls a 10-segment x 11-digit VFD display.

As "segment type" (display mode 1) is selected, the display data memory stores segment data.

Figure 15-14. Display Data Memory Configuration and Segment Data Reading Order (Segment Type)




Remarks 1. <1> through <3> show the segment data reading order.

2. The shaded area shows the segment data storage area.

In the case of example (1) in 15.9, the contents of the data memory indicated by shading are as shown in Figure 15-15.

CHAPTER 15 VFD CONTROLLER/DRIVER

Figure 15-15. Relationship Between Display Data Memory Contents and Segment Outputs in 10-Segment x 11-Digit Display Mode




15.9.2 Dot type (display mode 1: DSPM05 = 0)

Figure 15-16 shows the display data memory configuration and data reading order when the device controls a 35-segment (5 x 7 dots) x 16-digit VFD display.

As "dot type" (display mode 1) is selected, the display data memory stores segment data.

Figure 15-16. Display Data Memory Configuration and Segment Data Reading Order (Dot Type)



Remarks 1. <1> through <6> show the segment data reading order.


2. The shaded area shows the segment data storage area.

In the case of example (2) in 15.9, the contents of the data memory indicated by shading are as shown in Figure 15-17.

Figure 15-17. Relationship Between Display Data Memory Contents and Segment Outputs in 35-Segment x 16-Digit Display Mode

Display data memory

FA7FH FA7EH FA7DH FA7CHFA7BH FA7AH FA79H FA78H FA77H FA76H FA75H FA74H FA73H FA72H FA71H FA70H FA6FH FA6EH FA6EH FA6CH FA6CH FA6BH FA6AH FA69H FA68H FA68H FA66H FA65H FA64H FA63H FA62H FA61H FA60H FA5FH FA5EH FA5DH FA5CH FA5BH FA5AH FA59H FA58H FA57H FA56H FA55H FA54H FA53H FA52H FA51H FA50H FA4FH FA4EH FA4DH FA4CHFA4BH FA4AH FA49H FA48H FA47H FA46H FA45H FA44H FA43H FA42H FA41H FA40H



15.9.3 Display type in which a segment spans two or more grids (display mode 2: DSPM05 = 1)

In display mode 2, all of the display output data are stored in the display data memory.

Figure 15-18 shows the display data RAM configuration and data reading order in a 23-segment x 5-grid display.

Figure 15-18. Display Data Memory Configuration and Data Reading Order (Display Mode 2)

Bi	t 7 0			7 0	7 0	_
	FA70H <1>	FA60H <2>	FA50H <3>	<4> FA40H	FA30H	T0
	FA71H <5>	FA61H	FA51H	FA41H	FA31H	T ₁ 1
	FA72H	FA62H	FA52H	FA42H	FA32H	T2
	FA73H	FA63H	FA53H	FA43H	FA33H	T3
	FA74H	FA64H	FA54H	FA44H	FA34H	T 4
	FA75H	FA65H	FA55H	FA45H	FA35H	T ₅
	FA76H	FA66H	FA56H	FA46H	FA36H	† T6→Tκs
Display data	FA77H	FA67H	FA57H	FA47H	FA37H	T7
memory	FA78H	FA68H	FA58H	FA48H	FA38H	Т8
	FA79H	FA69H	FA59H	FA49H	FA39H	Т9
	FA7AH	FA6AH	FA5AH	FA4AH	FA3AH	T10
	FA7BH	FA6BH	FA5BH	FA4BH	FA3BH	T11
	FA7CH	FA6CH	FA5CH	FA4CH	FA3CH	T12
	FA7DH	FA6DH	FA5DH	FA4DH	FA3DH	T13
	FA7EH	FA6EH	FA5EH	FA4EH	FA3EH	T14
	FA7FH	FA6FH	FA5FH	FA4FH	FA3FH	T15

Remarks 1. <1> through <5> show the display output data reading order.

- 2. The slashed area shows the segment data storage area.
- ${\bf 3.}\;\;$ The shaded area shows the grid data storage area.


In the case of example (3) in 15.9, the contents of the data memory areas indicated by shading and slashes are as shown in Figure 15-21.

T0 through T6 in display mode 2 are for display patterns. Therefore, designate bits 4 to 7 (DIGS0 to DIGS3) of display mode register 1 (DSPM1) as 7 patterns, and bits 0 to 4 (SEGS0 to SEGS4) of display mode register 0 (DSPM0) as 28 display outputs in total.

If there is some memory area where rewriting display output data is unnecessary, it should be masked by setting display mode register 2 (DSPM2).

Figure 15-19. Segment Connection Example

P23	P22	P21	P20	P19	P18	P17	P16	P15	P14	P13	P12	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	
r1	r2	q	r8	r9	r10		-	-	-	-	r13	r12	r11			r7	r6	r5	r4	r3	-	-	1G
	j	_	n	o	р	_	-	-	-	-	m		-		_	1c		-	1b		-	-	2G
	_	h	_	_	_	2a	2b	2f	2g	2c	_		k		1e	_		1f	-		2d	2e	3G
	j	_	n	0	р	_	-	-	-	-	m	1 I	_	1d	_	1c	1g	_	1b	1a	-	_	4G
	_	h	_	_	_	2a	2b	2f	2g	2c	_		k		1e	_		1f	-		2d	2e	5G



The light timing of each segment is discussed next. In display example (3) in 15.9, a segment spans two grids (that is, 2G and 3G, 4G and 5G). Therefore, these segments will be lit at the timing from T0 to T6 as shown in Figure 15-20.

For example, when "Fast" is to be lit as shown in example (3) in 15.9, the lighting timing must be T5 in Figure 15-20 because the "Fast" segment spans the 4G and 5G grids. In addition, it can be seen from Figure 15-3 that the "Fast" segment, that is, "i" segment which spans 4G and 5G, can be lit in the T5 cycle.




Figure 15-20. Grid Driving Timing

Table 15-3. Segment Lighting Timing

	Lighting Segment
ТО	q, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, r13
T1	1b, 1c, j, m, n, o, p
T2	1a, 1g, 1d, i, l
Т3	2a, 2b, 2c, 2d, 2e, 2f, 2g, h, k, 1e, 1f
T4	1b, 1c, j, m, n, o, p
T5	1a, 1g, 1d, i, l
T6	2a, 2b, 2c, 2d, 2e, 2f, 2g, h, k, 1e, 1f

FA7× FA6× FA5× $FA4 \times$ 0 0 T0 T1 T2 Т3 T4 T5 T6 S27 S26 S25 S24 S23 S22 S21 S20 S19 S18 S17 S16 S15 S14 S13 S12 S11 S10 S9 S8 S7 S6 S5 S4 S3 S2 S1 S0 P23 P22 P21 P20 P19 P18 P17 P16 P15 P14 P13 P12 P11 P10 P9 G5 G4 G3 G2 G1 r 1 000000 300 Heating Fast Start Middle Slow End r 2 r 3 r 4 250 250 r5 (Kcal r 6 0 r 7 r8 (0 r9 (r10 r11 (Preheat Keep Timer Temp Defrost Open r12 (r13 Warm 4G 2G 5G 3G 1G

Figure 15-21. Data Memory Status in 23-Segment x 5-Grid Display Mode

15.10 Calculating Total Power Dissipation

The total power dissipation of the μ PD780208 Subseries is the sum of the values of the following three parts. Design your application set so that the sum is lower than the total power dissipation P_T stipulated in **Figure 15-22**. (The recommended operating condition is 80% or lower of the rated value.)

- <1> CPU: The power consumed by the CPU and calculated with VDD (max.) x IDD (max.)
- <2> Output pins: The power dissipation when the maximum current flows through the display output pins
- <3> Pull-down resistors: The power consumed at the on-chip pull-down resistors connected to the display output pins




Figure 15-22. Allowable Total Power Dissipation P_T ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

The following example assumes the case where the display examples shown in 15.9 are displayed.

0

15.10.1 Segment type (display mode 1: DSPM05 = 0)

-40

The calculation method for the total power dissipation in the case of the display example in Figure 15-23 is described below.

Temperature [°C]

Example Assume the following conditions:

 $V_{DD} = 5 \text{ V} \pm 10\%$, 5.0 MHz oscillation

Supply current (IDD) = 21.6 mA

Display output: 11 grids \times 10 segments (cut width = 1/16: when DIMS1 to DIMS3 = 000B)

Maximum current at the grid pin is 15 mA.

Maximum current at the segment pin is 3 mA.

At the key scan timing, display output pin is OFF.

Display output voltage: grid $V_{DD} = V_{DD} - 2 V$ (voltage drop of 2 V)

segments $V_{OD} = V_{DD} - 0.4 \text{ V}$ (voltage drop of 0.4 V)

+40

+80

Fluorescent display control voltage (VLOAD) = -35 V

Mask option pull-down resistor = 25 k Ω

By placing the above conditions in calculations <1> to <3>, the total dissipation can be worked out.

- <1> CPU power dissipation: 5.5 V × 21.6 mA = 118.8 mW
- <2> Output pin power dissipation:

Grid
$$(V_{DD} - V_{OD}) \times \frac{\text{Total current value of each grid}}{\text{No. of grids} + 1} \times \text{Digit width } (1 - \text{Cut width}) = 2 \text{ V} \times \frac{15 \text{ mA} \times 11 \text{ grids}}{11 \text{ grids} + 1} \times (1 - \frac{1}{16}) = 25.8 \text{ mW}$$

Segment $(V_{DD} - V_{OD}) \times \frac{\text{Total segment current value of illuminated dots}}{\text{No. of grids} + 1} \times \text{Digit width } (1 - \text{Cut width}) = 0.4 \text{ V} \times \frac{3 \text{ mA} \times 31 \text{ dots}}{11 \text{ grids} + 1} \times (1 - \frac{1}{16}) = 2.9 \text{ mW}$

<3> Pull-down resistor power dissipation:

$$\begin{aligned} & \text{Grid} & \frac{(\text{V}_{\text{OD}} - \text{V}_{\text{LOAD}})^2}{\text{Pull-down resistor value}} \times \frac{\text{No. of grids}}{\text{No. of grids} + 1} \times \text{Digit width } (1 - \text{Cut width}) = \\ & \frac{(5.5 \text{ V} - 2 \text{ V} - (-35 \text{ V}))^2}{25 \text{ k}\Omega} \times \frac{11 \text{ grids}}{11 \text{ grids} + 1} \times (1 - \frac{1}{16}) \\ & = 50.9 \text{ mW} \end{aligned}$$
 Segment
$$\frac{(\text{V}_{\text{OD}} - \text{V}_{\text{LOAD}})^2}{\text{Pull-down resistor value}} \times \frac{\text{No. of illuminated dots}}{\text{No. of grids} + 1} \times \text{Digit width } (1 - \text{Cut width}) = \\ & \frac{(5.5 \text{ V} - 0.4 \text{ V} - (-35 \text{ V}))^2}{25 \text{ k}\Omega} \times \frac{31 \text{ dots}}{11 \text{ grids} + 1} \times (1 - \frac{1}{16}) \end{aligned}$$


$$= 155.8 \text{ mW}$$

Total power dissipation = <1> + <2> + <3> = 118.8 + 25.8 + 2.9 + 50.9 + 155.8 = 354.2 mW

In this example, the power dissipation problem is cleared because the total power dissipation does not exceed the allowable total power dissipation rating shown in Figure 15-22.

Figure 15-23 shows a display example and display data for "segment type".

Figure 15-23. Relationship Between Display Data Memory Contents and Segment Outputs in 10-Segment x 11-Digit Display Mode



15.10.2 Dot type (display mode 1: DSPM05 = 0)

The calculation method for the total power dissipation in the case of the display example in Figure 15-24 is described below.

Example Assume the following conditions:

 $V_{DD} = 5 \text{ V} \pm 10\%$, 5.0 MHz oscillation

Supply current (IDD) = 21.6 mA

Display output: 16 grids × 35 segments (cut width = 1/16: when DIMS1 to DIMS3 = 000B)

Maximum current at the grid pin is 15 mA.

Maximum current at the segment pin is 3 mA.

At the key scan timing, display output pin is OFF.

Display output voltage: grid VoD = VDD - 2 V (voltage drop of 2 V)

segments VoD = VDD - 0.4 V (voltage drop of 0.4 V)

Fluorescent display control voltage (VLOAD) = -35 V

Mask option pull-down resistor = 25 k Ω

By placing the above conditions in calculation <1> to <3>, the total dissipation can be worked out.

<1> CPU power dissipation: $5.5 \text{ V} \times 21.6 \text{ mA} = 118.8 \text{ mW}$

<2> Output pin power dissipation:

Grid
$$(V_{DD} - V_{OD}) \times \frac{\text{Total current value of each grid}}{\text{No. of grids} + 1} \times \text{Digit width } (1 - \text{Cut width}) = 2 \text{ V} \times \frac{15 \text{ mA} \times 16 \text{ grids}}{16 \text{ grids} + 1} \times (1 - \frac{1}{16}) = 26.5 \text{ mW}$$

Segment $(V_{DD} - V_{OD}) \times \frac{\text{Total segment current value of illuminated dots}}{\text{No. of grids} + 1} \times \text{Digit width } (1 - \text{Cut width}) = 0.4 \text{ V} \times \frac{3 \text{ mA} \times 168 \text{ dots}}{16 \text{ grids} + 1} \times (1 - \frac{1}{16}) = 11.1 \text{ mW}$

<3> Pull-down resistor power dissipation:

$$\begin{array}{ll} \text{Grid} & \frac{(\text{VoD} - \text{V}_{\text{LOAD}})^2}{\text{Pull-down resistor value}} \times \frac{\text{No. of grids}}{\text{No. of grids} + 1} \times \text{Digit width (1 - Cut width)} = \\ & \frac{(5.5 \text{ V} - 2 \text{ V} - (-35 \text{ V}))^2}{25 \text{ k}\Omega} \times \frac{16 \text{ grids}}{16 \text{ grids} + 1} \times (1 - \frac{1}{16}) \\ & = 52.3 \text{ mW} \\ & \text{Segment} \\ & \frac{(\text{VoD} - \text{V}_{\text{LOAD}})^2}{\text{Pull-down resistor value}} \times \frac{\text{No. of illuminated dots}}{\text{No. of grids} + 1} \times \text{Digit width (1 - Cut width)} = \\ & \frac{(5.5 \text{ V} - 0.4 \text{ V} - (-35 \text{ V}))^2}{25 \text{ k}\Omega} \times \frac{168 \text{ dots}}{16 \text{ grids} + 1} \times (1 - \frac{1}{16}) \\ & = 595.9 \text{ mW} \\ \end{array}$$

Total power dissipation = <1> + <2> + <3> = 118.8 + 26.5 + 11.1 + 52.3 + 595.9 = 804.6 mW

In this example, the total power dissipation exceeds the allowable total power dissipation rating shown in Figure 15-22. In this case, the power dissipation can be lowered by reducing the number of enabled on-chip pull-down resistors.

Next, calculation expressions are shown for the display example where on-chip pull-down resistors are enabled for S0 through S24 only.

<3> Pull-down resistor power dissipation:

$$\begin{aligned} & \text{Grid} & \frac{(\text{Vo}_D - \text{V}_{\text{LOAD}})^2}{\text{Pull-down resistor value}} \times \frac{\text{No. of grids}}{\text{No. of grids} + 1} \times \text{Digit width (1 - Cut width)} = \\ & \frac{(5.5 \text{ V} - 2 \text{ V} - (-35 \text{ V}))^2}{25 \text{ k}\Omega} \times \frac{16 \text{ grids}}{16 \text{ grids} + 1} \times (1 - \frac{1}{16}) \\ & = 52.3 \text{ mW} \end{aligned}$$
 Segment
$$\frac{(\text{Vo}_D - \text{V}_{\text{LOAD}})^2}{\text{Pull-down resistor value}} \times \frac{\text{No. of illuminated dots}}{\text{No. of grids} + 1} \times \text{Digit width (1 - Cut width)} = \\ & \frac{(5.5 \text{ V} - 0.4 \text{ V} - (-35 \text{ V}))^2}{25 \text{ k}\Omega} \times \frac{110 \text{ dots}}{16 \text{ grids} + 1} \times (1 - \frac{1}{16}) \\ & = 390.2 \text{ mW} \end{aligned}$$

Total power dissipation = <1> + <2> + <3> = 118.8 + 26.5 + 11.1 + 52.3 + 390.2 = 598.9 mW


In this manner, design the system so that the power dissipation does not exceed the allowable total power dissipation rating.

Figure 15-24 shows a display example and display data for "dot type".

Figure 15-24. Relationship Between Display Data Memory Contents and Segment Outputs in 35-Segment x 16-Digit Display Mode

Display data memory

FA7FH FA7EH FA7DH FA7CHFA7BH FA7AH FA79H FA78H FA77H FA76H FA75H FA74H FA73H FA72H FA71H FA70H FA6FH FA6EH FA6EH FA6CH FA6CH FA6AH FA6AH FA68H FA68H FA68H FA66H FA66H FA65H FA64H FA63H FA62H FA61H FA60H FA5FH FA5EH FA5DH FA5CHFA5BH FA5AH FA59H FA58H FA57H FA56H FA55H FA54H FA53H FA52H FA51H FA50H FA4FH FA4EH FA4DH FA4CHFA4BH FA4AH FA49H FA48H FA47H FA46H FA45H FA44H FA43H FA42H FA41H FA40H FA3FH FA3EH FA3DH FA3CHFA3BH FA3AH FA39H FA38H FA37H FA36H FA35H FA34H FA33H FA32H FA31H FA30H



15.10.3 Display type in which a segment spans two or more grids (display mode 2: DSPM05 = 1)

The calculation method for the total power dissipation in the case of the display example in Figure 15-26 is described below.

Example Assume the following conditions:

 $V_{DD} = 5 \text{ V} \pm 10\%$, 5.0 MHz oscillation

Supply current (IDD) = 21.6 mA

Display output: 23 segments × 7 patterns (cut width = 1/16: when DIMS1 to DIMS3 = 000B)

Maximum current at the display output pin is 15 mA.

Display output voltage (Vod) = Vdd - 2 V (voltage drop of 2 V)

Fluorescent display control voltage (VLOAD) = -35 V

Mask option pull-down resistor = 25 k Ω

By placing the above conditions in calculation <1> to <3>, the total dissipation can be worked out.

<1> CPU power dissipation: 5.5 V × 21.6 mA = 118.8 mW

<2> Output pin power dissipation:

$$(V_{DD} - V_{OD}) \times \frac{\text{Total current value of each grid}}{\text{No. of grids} + 1} \times \text{Digit width } (1 - \text{Cut width}) = \\ 2 \text{ V} \times \frac{15 \text{ mA} \times 9 \text{ grids}}{7 \text{ grids} + 1} \times (1 - \frac{1}{16}) \\ = 31.6 \text{ mW}$$

<3> Pull-down resistor power dissipation:


$$\begin{aligned} & \text{Grid} & \frac{(\text{VoD} - \text{V}_{\text{LOAD}})^2}{\text{Pull-down resistor value}} \times \frac{\text{No. of grids}}{\text{No. of grids} + 1} \times \text{Digit width (1 - Cut width)} = \\ & \frac{(5.5 \text{ V} - 2 \text{ V} - (-35 \text{ V}))^2}{25 \text{ k}\Omega} \times \frac{9 \text{ grids}}{7 \text{ grids} + 1} \times (1 - \frac{1}{16}) \\ & = 62.5 \text{ mW} \end{aligned}$$
 Segment
$$\frac{(\text{VoD} - \text{V}_{\text{LOAD}})^2}{\text{Pull-down resistor value}} \times \frac{\text{No. of illuminated dots}}{\text{No. of grids} + 1} \times \text{Digit width (1 - Cut width)} = \\ & \frac{(5.5 \text{ V} - 0.5 \text{ V} - (-35 \text{ V}))^2}{25 \text{ k}\Omega} \times \frac{22 \text{ dots}}{7 \text{ grids} + 1} \times (1 - \frac{1}{16}) \\ & = 152.8 \text{ mW} \end{aligned}$$

Total power dissipation = <1> + <2> + <3> = 118.8 + 31.6 + 62.5 + 152.8 = 365.7 mW

In this example, the power dissipation problem is cleared because the total power dissipation does not exceed the allowable total power dissipation rating shown in Figure 15-22.


Figure 15-25 shows the grid driving timing, and Figure 15-26 shows a display example and display data of a display type in which a segment spans two or more grids.

Figure 15-25. Grid Driving Timing



User's Manual U11302EJ4V0UM

Figure 15-26. Data Memory Status in 23-Segment x 5-Grid Display Mode



CHAPTER 16 INTERRUPT AND TEST FUNCTIONS

16.1 Interrupt Function Types

The following three types of interrupt functions are used.

(1) Non-maskable interrupt

This interrupt is acknowledged unconditionally (that is, even in the interrupt disabled state). It does not undergo interrupt priority control and is given top priority over all other interrupt requests.

A standby release signal is generated.

One interrupt request from the watchdog timer is provided as a non-maskable interrupt.

(2) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into a high interrupt priority group and a low interrupt priority group by setting the priority specification flag register (PR0L and PR0H).

Multiple interrupt servicing of high-priority interrupts can be applied to low-priority interrupts. If two or more interrupts with the same priority are simultaneously generated, each interrupt has a predetermined priority (see **Table 16-1**).

A standby release signal is generated.

Four external interrupt requests and 9 internal interrupt requests are provided as maskable interrupts.

(3) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even in the interrupt disabled state. The software interrupt does not undergo interrupt priority control.

16.2 Interrupt Sources and Configuration

A total of 15 interrupt sources are provided including non-maskable, maskable, and software interrupts (see **Table 16-1**).

Table 16-1. Interrupt Source List


Interrupt	· ·			Internal/	Vector	Basic
Туре	Priority ^{Note 1}	Name	Trigger	External	Table Address	Configuration Type ^{Note 2}
Non- maskable	_	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	(D)
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTCSI0	End of serial interface channel 0 transfer	Internal	000EH	(B)
	6	INTCSI1	End of serial interface channel 1 transfer		0010H]
	7 INTTM3 Reference time interval signal from watch timer			0012H		
	8	INTTM0	Generation of 16-bit timer/event counter match signal		0014H	
	9	INTTM1	Generation of 8-bit timer/event counter 1 match signal		0016H	
	10	INTTM2	Generation of 8 bit timer/event counter 2 match signal		0018H	
	11	INTAD	End of A/D converter conversion		001AH	
	12	INTKS	Key scan timing from VFD controller/driver		001CH	
Software	_	BRK	BRK instruction execution	_	003EH	(E)

Notes 1. Default priorities are intended for two or more simultaneously generated maskable interrupt requests. 0 is the highest priority and 12 is the lowest priority.


2. Basic configuration types (A) through (E) correspond to (A) through (E) on the following pages.

Figure 16-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)






Figure 16-1. Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupt (except INTP0)



(E) Software interrupt



IF: Interrupt request flagIE: Interrupt enable flagISP: In-service priority flagMK: Interrupt mask flagPR: Priority specification flag

16.3 Interrupt Function Control Registers

The following six types of registers are used to control the interrupt functions.

- Interrupt request flag register (IF0L, IF0H)
- Interrupt mask flag register (MK0L, MK0H)
- Priority specification flag register (PR0L, PR0H)
- External interrupt mode register (INTM0)
- Sampling clock select register (SCS)
- Program status word (PSW)

Table 16-2 gives a listing of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Table 16-2. Various Flags Corresponding to Interrupt Request Sources

Interrupt Source	Interrupt Request Flag		Interrupt Mask Flag		Priority Specification Flag	
		Register		Register		Register
INTWDT	TMIF4	IF0L	TMMK4	MK0L	TMPR4	PR0L
INTP0	PIF0		PMK0		PPR0	
INTP1	PIF1		PMK1		PPR1	
INTP2	PIF2		PMK2		PPR2	
INTP3	PIF3		PMK3		PPR3	
INTCSI0	CSIIF0		CSIMK0		CSIPR0	
INTCSI1	CSIIF1		CSIMK1		CSIPR1	
INTTM3	TMIF3		TMMK3		TMPR3	
INTTM0	TMIF0	IF0H	TMMK0	МК0Н	TMPR0	PR0H
INTTM1	TMIF1		TMMK1		TMPR1	
INTTM2	TMIF2		TMMK2		TMPR2	
INTAD	ADIF		ADMK		ADPR	
INTKS	KSIF		KSMK		KSPR	


(1) Interrupt request flag registers (IF0L, IF0H)

The interrupt request flag is set to 1 when the corresponding interrupt request is generated or an instruction is executed. It is cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon application of RESET.

IF0L and IF0H are set with a 1-bit or 8-bit memory manipulation instruction. If IF0L and IF0H are used as a 16-bit register IF0, use a 16-bit memory manipulation instruction for setting.

RESET input clears these registers to 00H.

Figure 16-2. Format of Interrupt Request Flag Register



Note WTIF is the test input flag. A vectored interrupt request is not generated.

- Cautions 1. The TMIF4 flag is R/W enabled only when the watchdog timer is used as an interval timer. If the watchdog timer is used in watchdog timer mode 1, set the TMIF4 flag to 0.
 - 2. Always set bits 6 and 7 of IF0H to 0.
- 3. When an interrupt is acknowledged, the interrupt request flag is automatically cleared, and then servicing of the interrupt routine is started.
 - 4. When the interrupt request flag register is manipulated (including by a 1-bit memory manipulation instruction), if an interrupt request corresponding to another flag in the same register is generated, the flag corresponding to that interrupt request may not be set to 1.


(2) Interrupt mask flag registers (MK0L, MK0H)

The interrupt mask flag is used to enable/disable the corresponding maskable interrupt servicing and to set standby clear enable/disable.

MK0L and MK0H are set with a 1-bit or 8-bit memory manipulation instruction. If MK0L and MK0H are used as a 16-bit register MK0, use a 16-bit memory manipulation instruction for setting.

RESET input sets these registers to FFH.

Figure 16-3. Format of Interrupt Mask Flag Register



Note WTMK controls standby mode release enable/disable. This bit does not control the interrupt function.

- Cautions 1. If the TMMK4 flag is read when the watchdog timer is used in watchdog timer mode 1, the MK0 value becomes undefined.
 - Because port 0 has an alternate function as an external interrupt request input, when the
 output level is changed by specifying the output mode of the port function, an interrupt
 request flag is set. Therefore, the interrupt mask flag should be set to 1 before using the
 output mode.
 - 3. Always set bits 6 and 7 of MK0H to 1.

(3) Priority specification flag registers (PR0L, PR0H)

The priority specification flag is used to set the corresponding maskable interrupt priority order.

PR0L and PR0H are set with a 1-bit or 8-bit memory manipulation instruction. If PR0L and PR0H are used as a 16-bit register PR0, use a 16-bit memory manipulation instruction for setting.

RESET input sets these registers to FFH.

Figure 16-4. Format of Priority Specification Flag Register



Cautions 1. When the watchdog timer is used in watchdog timer mode 1, set the TMPR4 flag to 1.


2. Always set bits 5 to 7 of PR0H to 1.

(4) External interrupt mode register (INTM0)

This register sets the valid edge for INTP0 to INTP2 and TI0. INTM0 is set with an 8-bit memory manipulation instruction. RESET input clears INTM0 to 00H.

- Remarks 1. INTP0 is also used for TI0/P00.
 - 2. INTP3 is fixed to the falling edge.

Figure 16-5. Format of External Interrupt Mode Register



★ Caution When using the INTP0/TI0/P00 pin as a timer input pin (TI0), stop the operation of the 16-bit timer by clearing bits 1 to 3 (TMC01 to TMC03) of the 16-bit timer mode control register (TMC0) to 0, 0, 0, before setting the valid edge of TI0. When using the INTP0/TI0/P00 pin as an external interrupt input pin (INTP0), the valid edge of INTP0 may be set while the 16-bit timer is operating.


(5) Sampling clock select register (SCS)

This register is used to set the clock used to sample the valid edge input to INTP0. When remote controlled data reception is carried out using INTP0, digital noise is eliminated using the sampling clock.

SCS is set with an 8-bit memory manipulation instruction.

RESET input clears SCS to 00H.

Figure 16-6. Format of Sampling Clock Select Register



Caution $fx/2^{N+1}$ is the clock supplied to the CPU, $fx/2^6$ and $fx/2^7$ are the clocks supplied to the peripheral hardware. $fx/2^{N+1}$ stops in the HALT mode.

Remarks 1. N: Value (N = 0 to 4) of bits 0 to 2 (PCC0 to PCC2) of processor clock control register (PCC)


- 2. fx: Main system clock oscillation frequency
- **3.** Figures in parentheses apply to operation with fx = 5.0 MHz.

The noise eliminator sets the interrupt request flag (PIF0) to 1 if the input level of the sampled INTP0 is active twice in succession.

Figure 16-7 shows the noise eliminator I/O timing.


Figure 16-7. Noise Eliminator I/O Timing (When Rising Edge Is Detected)

(a) When input is less than the sampling cycle (tsmp)




The PIF0 output remains low because the level of INTP0 is not high when it is sampled.

(b) When input is equal to or twice the sampling cycle (tsmp)



(c) When input is twice or more than the sampling cycle (tsmp)



(6) Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for interrupt requests. The IE flag used to set maskable interrupt enable/disable and the ISP flag used to control multiple interrupt servicing are mapped to the PSW.

Besides 8-bit unit read/write, this register can carry out operations using bit manipulation and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged or when the BRK instruction is executed, the contents of the PSW are automatically saved into the stack, and the IE flag is reset to 0. If a maskable interrupt request is acknowledged, the contents of the priority specification flag of the acknowledged interrupt are transferred to the ISP flag. The contents of the PSW are also saved to the stack by the PUSH PSW instruction. They are reset from the stack with the RETI, RETB, and POP PSW instructions. RESET input sets PSW to 02H.

Symbol 5 4 2 0 6 3 1 After reset RBS1 RBS0 CY **PSW** ΙE Ζ AC 0 **ISP** 02H ► Used when normal instruction is executed ISP Priority of interrupt currently being serviced High-priority interrupt servicing (low-priority interrupts disabled) 1 Interrupt request not acknowledged or low-priority interrupt servicing (all maskable interrupts enabled) ΙE Interrupt request acknowledgment enable/disable 0 Disabled 1 Enabled

Figure 16-8. Format of Program Status Word

16.4 Interrupt Servicing Operations

16.4.1 Non-maskable interrupt request acknowledgment operation

A non-maskable interrupt request is unconditionally acknowledged even if in an interrupt request acknowledgment disabled state. It does not undergo interrupt priority control and has highest priority over all other interrupts.

If a non-maskable interrupt request is acknowledged, the contents of program status word (PSW) and program counter (PC) are saved in the stacks in that order. Then, the IE and ISP flags are reset to 0, and the vector table contents are loaded into the PC and branched.

A new non-maskable interrupt request generated during execution of a non-maskable interrupt servicing program is acknowledged after execution of the current non-maskable interrupt servicing program is terminated (following RETI instruction execution) and one main routine instruction is executed. If a new non-maskable interrupt request is generated twice or more during non-maskable interrupt service program execution, only one non-maskable interrupt request is acknowledged after termination of the non-maskable interrupt service program execution.

Figure 16-9 shows the flowchart illustrating generation and acknowledgment of a non-maskable interrupt request. Figure 16-10 shows the timing of acknowledging a non-maskable interrupt request. Figure 16-11 illustrates how nested non-maskable interrupt requests are acknowledged.





Figure 16-9. Non-Maskable Interrupt Request Acknowledgment Flowchart

WDTM: Watchdog timer mode register

WDT: Watchdog timer

Figure 16-10. Non-Maskable Interrupt Request Acknowledgment Timing




Interrupt request generated during this interval is acknowledged at 1.


TMIF4: Watchdog timer interrupt request flag

Figure 16-11. Non-Maskable Interrupt Request Acknowledgment Operation

(a) If a new non-maskable interrupt request is generated during non-maskable interrupt servicing program execution



(b) If two non-maskable interrupt requests are generated during non-maskable interrupt servicing program execution



16.4.2 Maskable interrupt request acknowledgment operation

A maskable interrupt request becomes acknowledgeable when an interrupt request flag is set to 1 and the mask (MK) flag of the interrupt request is cleared to 0. A vectored interrupt request is acknowledged in the interrupt enabled state (with IE flag set to 1). However, a low-priority interrupt is not acknowledged during high-priority interrupt request servicing (with ISP flag reset to 0).

Table 16-3 shows the time required until interrupt servicing is executed after a maskable interrupt request has been generated.

For the interrupt request acknowledgment timing, refer to Figures 16-13 and 16-14.

Table 16-3. Times from Maskable Interrupt Request Generation to Interrupt Servicing

	Minimum Time	Maximum Time ^{Note}
When ××PR = 0	7 clock cycles	32 clock cycles
When ××PR = 1	8 clock cycles	33 clock cycles

Note If an interrupt request is generated just before a divide instruction, the wait time is maximized.

Remark 1 clock cycle = 1/fcpu (fcpu: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request specified as higher priority by the priority specification flag is acknowledged first. If the same priority is specified by the priority specification flag, the interrupt with the highest default priority is acknowledged first.

Any pending interrupt requests are acknowledged when they become acknowledgeable.

Figure 16-12 shows interrupt request acknowledgment algorithms.

If a maskable interrupt request is acknowledged, the contents of the program status word (PSW) and program counter (PC) are saved in the stacks in that order. Then, the IE flag is reset to 0, and the acknowledged interrupt request priority specification flag contents are transferred to the ISP flag. Further, the vector table data determined for each interrupt request is loaded into the PC and branched.

Return from the interrupt is possible with the RETI instruction.




Figure 16-12. Interrupt Request Acknowledge Processing Algorithm


xxIF: Interrupt request flagxxMK: Interrupt mask flagxxPR: Priority specification flag

IE: Flag controlling acknowledgment of maskable interrupt request (1 = Enabled, 0 = Disabled)

ISP: Flag indicating priority of interrupt currently serviced (0 = Interrupt with high priority is serviced,


1 = No interrupt request is acknowledged, or interrupt with low priority is serviced)

Figure 16-13. Interrupt Request Acknowledgment Timing (Minimum Time)



Remark 1 clock cycle = 1/fcpu (fcpu: CPU clock)

Figure 16-14. Interrupt Request Acknowledgment Timing (Maximum Time)



Remark 1 clock cycle = 1/fcpu (fcpu: CPU clock)

16.4.3 Software interrupt request acknowledgment operation

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents of the program status word (PSW) and program counter (PC) are saved in the stacks in that order, the IE flag is reset to 0 and the contents of the vector tables (003EH and 003FH) are loaded into the PC and branched.

Return from the software interrupt is possible with the RETB instruction.

Caution Do not use the RETI instruction for returning from the software interrupt.

16.4.4 Multiple interrupt servicing

Multiple interrupt servicing occurs when an interrupt request is acknowledged during execution of another interrupt. Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE = 1) (except non-maskable interrupts). Also, when an interrupt request is received, interrupt request acknowledgment becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (to 1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing.

Interrupt requests that are not enabled because the interrupt disabled state is set or they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of one main processing instruction.

Multiple interrupt servicing is not possible during non-maskable interrupt servicing.

Table 16-4 shows interrupt requests enabled for multiple interrupt servicing, and Figure 16-15 shows multiple interrupt servicing examples.

Multiple Interrupt Servicing Request			Maskable Interrupt Request				Software
			$\times \times PR = 0$		××PR = 1		Interrupt
Interrupt Servicing		Request	IE = 1	IE = 0	IE = 1	IE = 0	Request
Non-maskable interrupt		D	D	D	D	D	E
Maskable interrupt	ISP = 0	Е	Е	D	D	D	E
	ISP = 1	E	E	D	Е	D	E
Software interrupt	•	Е	E	D	Е	D	E

Table 16-4. Interrupt Request Enabled for Multiple Interrupt During Interrupt Servicing

Remarks 1. E: Multiple interrupt servicing enabled


- D: Multiple interrupt servicing disabled
- 2. ISP and IE are flags contained in the PSW.
 - ISP = 0: An interrupt with higher priority is being serviced
 - ISP = 1: An interrupt request is not acknowledged or an interrupt with lower priority is being serviced
 - IE = 0: Interrupt request acknowledgment is disabled
 - IE = 1: Interrupt request acknowledgment is enabled
- 3. ××PR is a flag contained in PR0L and PR0H.

 $\times \times PR = 0$: Higher priority level

 $\times \times PR = 1$: Lower priority level


Figure 16-15. Multiple Interrupt Servicing Example (1/2)

Example 1. Two interrupts are generated



During interrupt INTxx servicing, two interrupt requests, INTyy and INTzz are acknowledged, and multiple interrupt servicing is generated. An EI instruction is issued before each interrupt request acknowledgment, and the interrupt request acknowledgment enabled state is set.

Example 2. Multiple interrupt servicing is not generated due to priority control



The interrupt request INTyy generated during interrupt INTxx servicing is not acknowledged because its interrupt priority is lower than that of INTxx, and multiple interrupt servicing is not generated. The INTyy request is held pending and acknowledged after execution of 1 instruction of the main processing.


PR = 0: Higher priority level

PR = 1: Lower priority level

IE = 0: Interrupt request acknowledgment disabled

Figure 16-15. Multiple Interrupt Servicing Example (2/2)

Example 3. Multiple interrupt servicing is not generated because interrupts are not enabled



Because interrupts are not enabled in interrupt INTxx servicing (an EI instruction is not issued), interrupt request INTyy is not acknowledged, and multiple interrupt servicing is not generated. The INTyy request is held pending and acknowledged after execution of 1 instruction of the main processing.

PR = 0: Higher priority level

IE = 0: Interrupt request acknowledgment disabled

16.4.5 Interrupt request hold


Some instructions hold an interrupt request, if any, pending until the completion of execution of the next instruction. These instructions (that hold an interrupt request pending) are listed below.

- MOV PSW, #byte
- MOV A, PSW
- MOV PSW, A
- MOV1 PSW.bit, CY
- MOV1 CY, PSW.bit
- AND1 CY, PSW.bit
- OR1 CY, PSW.bit
- XOR1 CY, PSW.bit
- SET1 PSW.bit
- CLR1 PSW.bit
- RETB
- RETI
- PUSH PSW
- POP PSW
- BT PSW.bit, \$addr16
- BF PSW.bit, \$addr16
- BTCLR PSW.bit, \$addr16
- EI
- DI
- · Manipulation instructions for IF0L, IF0H, MK0L, MK0H, PR0L, PR0H and INTM0 registers

Caution The BRK instruction does not belong to the above group of instructions. However, the software interrupt that is started by execution of the BRK instruction clears the IE flag to 0. Therefore, even if a maskable interrupt request is generated, it is not acknowledged when the BRK instruction is executed. However, a non-maskable interrupt request is acknowledged.

The timing at which interrupt requests are held pending is shown in Figure 16-16.

Figure 16-16. Interrupt Request Hold



- Remarks 1. Instruction N: Interrupt request hold instruction
 - 2. Instruction M: Instruction other than interrupt request hold instruction
 - **3.** The $\times\times$ PR (priority level) values do not affect the operation of $\times\times$ IF (interrupt request).


16.5 Test Functions

The internal test input flag (WTIF) is set to 1 and a standby release signal is generated when the watch timer overflows.

Unlike the interrupt function, this function does not perform vector processing.

The basic configuration is shown in Figure 16-17.

Figure 16-17. Basic Configuration of Test Function



IF: Test input flagMK: Test mask flag

16.5.1 Test function control registers

The test function is controlled by the following two registers.

- Interrupt request flag register 0H (IF0H)
- Interrupt mask flag register 0H (MK0H)

The names of the test input flag and test mask flag corresponding to the test input signal name are as follows.

Test Input Signal Name	Test Input Flag	Test Mask Flag
INTWT	WTIF	WTMK


(1) Interrupt request flag register (IF0H)

This register indicates whether a watch timer overflow is detected or not.

IF0H is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input clears IF0H to 00H.

Figure 16-18. Format of Interrupt Request Flag Register 0H




(2) Interrupt mask flag register (MK0H)

This register is used to set the standby mode enable/disable at the time the standby mode is released by the watch timer.

MK0H is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets MK0H to FFH.

Figure 16-19. Format of Interrupt Mask Flag Register 0H



16.5.2 Test input signal acknowledgment operation

The internal test input signal (INTWT) is generated when the watch timer overflows. This signal sets the WTIF flag. At this time, the standby release signal is generated if it is not masked by the interrupt mask flag (WTMK). By checking the WTIF flag in a cycle shorter than the overflow cycle of the watch timer, a watch function can be realized.

CHAPTER 17 STANDBY FUNCTION

17.1 Standby Function and Configuration

17.1.1 Standby function

The standby function is used to decrease the power consumption of the system. The following two modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock stops. The system clock oscillator continues oscillation. In this mode, the power consumption cannot be decreased as much as in the STOP mode, but the HALT mode is effective for restarting immediately upon interrupt request and carrying out intermittent operations like clock operations.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the main system clock oscillator stops and the whole system stops, so the CPU power consumption can be considerably decreased. Data memory low-voltage hold (down to $V_{DD}=2\ V$) is possible. Thus, the STOP mode is effective for holding data memory contents with ultra-low power consumption.

Because this mode can be released by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is necessary to secure the oscillation stabilization time after the STOP mode is released, select the HALT mode if it is necessary to start processing immediately upon interrupt request.

In either mode, all the contents of the registers, flags, and data memory just before standby mode is set are held. The I/O port output latch and output buffer statuses are also held.

- Cautions 1. The STOP mode can be used only when the system operates with the main system clock (subsystem clock oscillation cannot be stopped). The HALT mode can be used with either the main system clock or the subsystem clock.
 - 2. When proceeding to the STOP mode, be sure to stop the peripheral hardware operation operated with the main system clock and execute the STOP instruction.
 - 3. To reduce the power consumption of the A/D converter, set bit 7 (CS) of the A/D converter mode register (ADM) to 0 to stop the A/D converter's operation before executing the HALT or STOP instruction.

17.1.2 Standby function control register

The wait time after the STOP mode is released by an interrupt request until the oscillation stabilizes is controlled by the oscillation stabilization time select register (OSTS).


OSTS is set with an 8-bit memory manipulation instruction.

RESET input sets OSTS to 04H. Therefore, when the STOP mode is released by $\overline{\text{RESET}}$ input, the time until it is released is 2^{17} /fx.

Symbol R/W 6 5 3 2 1 0 Address After reset OSTS 0 0 0 OSTS2 OSTS1 OSTS0 **FFFAH** 04H R/W Selection of oscillation stabilization OSTS0 OSTS2 OSTS1 time after STOP mode is released 0 0 0 $2^{12}/fx$ (819 μ s) 0 0 1 214/fx (3.28 ms) 0 1 0 215/fx (6.55 ms) 216/fx (13.1 ms) 0 1 1 217/fx (26.2 ms) 0 Setting prohibited Other than above

Figure 17-1. Format of Oscillation Stabilization Time Select Register

Caution The wait time after STOP mode release does not include the time from STOP mode release to clock oscillation start (see "a" below), regardless of whether the STOP mode is released by RESET input or by interrupt request generation.



Remarks 1. fx: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with fx = 5.0 MHz.

17.2 Standby Function Operations

17.2.1 HALT mode

(1) HALT mode set and operating status

The HALT mode is set by executing the HALT instruction. It can be set during main system clock or the subsystem clock operation.

The operating status in the HALT mode is described below.

Table 17-1. HALT Mode Operating Status

HALT Mode Setting		When HALT Instruction Main System Clock C	on Is Executed During Operation		When HALT Instruction Is Executed During Subsystem Clock Operation	
		Without Subsystem ClockNote 1	With Subsystem ClockNote 2	When Main System Clock Oscillation Continues	When Main System Clock Oscillation Stops	
Clock gen	erator	Both main system clock supply to the 0	ock and subsystem clock CPU stops.	k can be oscillated.		
CPU		Operation stopped				
Ports (out	put latch)	Status before HALT	instruction execution is h	neld.		
16-bit time	er/event counter	Operation enabled			Operation stopped	
8-bit timer Watchdog	/event counter				Operation enabled when Tl1 and Tl2 are selected for the count clock.	
A/D conve	erter				Operation stopped	
					Operation stopped	
Watch tim	er	Operation enabled when fx/28 is selected for the count clock.	Operation enabled		Operation enabled when fxT is selected for the count clock.	
Clock outp	out	Operation enabled when fx/2³ to fx/2³ is selected for the output clock.	Operation enabled		Operation enabled when fxT is selected for the output clock.	
Buzzer ou	tput	Operation enabled			BUZ is low level.	
VFD contr	oller/driver	Operation disabled				
Serial interface				Operation enabled when external SCK is selected.		
	Automatic transmit/ receive function	Operation stopped				
External INTP0 interrupts			hen the clock for the pe		Operation stopped	
INTP1 to Operation enabled INTP3						

Notes 1. Including the case where an external clock is not supplied as the subsystem clock

2. Including the case where an external clock is supplied as the subsystem clock

*

*


(2) HALT mode release

The HALT mode can be released by the following four sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt request acknowledgment is enabled, vectored interrupt servicing is carried out. If disabled, the instruction at the next address is executed.

Figure 17-2. HALT Mode Release by Interrupt Request Generation



- **Remarks 1.** The broken line indicates the case when the interrupt request which has released the standby status is acknowledged.
 - 2. Wait time will be as follows.
 - When vectored interrupt servicing is carried out: 8 to 9 clocks
 - When vectored interrupt servicing is not carried out: 2 to 3 clocks

(b) Release by non-maskable interrupt request

When a non-maskable interrupt request is generated, the HALT mode is released and vectored interrupt servicing is carried out regardless of whether interrupt request acknowledgment is enabled or disabled.

However, a non-maskable interrupt request is not generated during subsystem clock operation.


(c) Release by unmasked test input

When an unmasked test signal is input, the HALT mode is released and the instruction at the next address to the HALT instruction is executed.

(d) Release by RESET input

When a RESET signal is input, the HALT mode is released. As is the case with a normal reset operation, the program is executed after branch to the reset vector address.

Figure 17-3. HALT Mode Release by RESET Input



Remarks 1. fx: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with fx = 5.0 MHz.

Table 17-2. Operation After HALT Mode Release

Release Source	MK××	PR××	IE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt servicing
	0	1	0	1	Next address instruction execution
	0	1	×	0	
	0	1	1	1	Interrupt servicing
	1	×	×	×	HALT mode hold
Non-maskable interrupt request	-	-	×	×	Interrupt servicing
Test input	0	-	×	×	Next address instruction execution
	1	-	×	×	HALT mode hold
RESET input	_	_	×	×	Reset processing

×: don't care

17.2.2 STOP mode

(1) STOP mode set and operating status

The STOP mode is set by executing the STOP instruction. It can be set only during main system clock operation.

- Cautions 1. When the STOP mode is set, the X2 pin is internally connected to V_{DD} via a pull-up resistor to suppress the leakage at the crystal oscillator. Thus, do not use the STOP mode in a system where an external clock is used for the main system clock.
 - 2. Because the interrupt request signal is used to release the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately released if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction. After the wait set using the oscillation stabilization time select register (OSTS), the operating mode is set.

The operating status in the STOP mode is described below.

Table 17-3. STOP Mode Operating Status

	Item	STOP Mode Setting	With Subsystem Clock	Without Subsystem Clock			
ŀ	Clock generator		Only main system clock stops oscillation.				
ŀ	CPU		Operation stopped				
	Output por	ts (output latches)	Status before STOP instruction execution is held.				
	16-bit time	r/event counter	Operation stopped				
	8-bit timer/	event counter	Operation enabled only when TI1 and TI2 a	re selected for the count clock.			
	Watchdog	timer	Operation stopped				
	A/D convei	rter					
	Watch timer		Operation enabled only when fxT is selected for the count clock.	Operation stopped			
*	Clock output		Operation enabled when fxT is selected for the output clock.	PCL is low level.			
*	Buzzer out	put	BUZ is low level.				
	VFD contro	oller/driver	Operation disabled				
	Serial other than automatic transmit/receive function		Operation enabled only when external input clock is selected as serial clock.				
		Automatic transmit/ receive function	Operation stopped				
	External interrupts	INTP0	Operation disabled				
	ппениріѕ	INTP1 to INTP3	Operation enabled				


(2) STOP mode release

The STOP mode can be released by the following three sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. If interrupt request acknowledgment is enabled after the lapse of oscillation stabilization time, vectored interrupt servicing is carried out. If interrupt request acknowledgment is disabled, the instruction at the next address is executed.

Figure 17-4. STOP Mode Release by Interrupt Request Generation



Remark The broken line indicates the case when the interrupt request which has released the standby status is acknowledged.


(b) Release by unmasked test input

When an unmasked test signal is input, the STOP mode is released. After the lapse of oscillation stabilization time, the instruction at the next address to the STOP instruction is executed.

(c) Release by RESET input

When a RESET signal is input, the STOP mode is released. After the lapse of oscillation stabilization time, a reset operation is carried out.

Figure 17-5. STOP Mode Release by RESET Input



Remarks 1. fx: Main system clock oscillation frequency

2. Figures in parentheses apply to operation with fx = 5.0 MHz.

Table 17-4. Operation After STOP Mode Release

Release Source	MK××	PR××	IE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt servicing
	0	1	0	1	Next address instruction execution
	0	1	×	0	
	0	1	1	1	Interrupt servicing
	1	×	×	×	STOP mode hold
Test input	0	_	×	×	Next address instruction execution
	1	_	×	×	STOP mode hold
RESET input	-	-	×	×	Reset processing

×: don't care

CHAPTER 18 RESET FUNCTION

18.1 Reset Function

The following two operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop time detection

External reset and internal reset have no functional differences. In both cases, program execution starts at addresses 0000H and 0001H by RESET input.

When a low level is input to the RESET pin or the watchdog timer overflows, a reset is applied and each hardware is set to the status as shown in Table 18-1. Each pin is high impedance during reset input or during the oscillation stabilization time just after reset release.

When a high level is input to the $\overline{\text{RESET}}$ pin, the reset is released and program execution starts after the lapse of the oscillation stabilization time (2¹⁷/fx). The reset applied by watchdog timer overflow is automatically released after the reset and program execution starts after the lapse of the oscillation stabilization time (2¹⁷/fx) (see **Figures 18-2** to **18-4**).

- Cautions 1. For an external reset, input a low level to the $\overline{\text{RESET}}$ pin for 10 μ s or more.
 - 2. During reset input, main system clock oscillation remains stopped but subsystem clock oscillation continues.
 - 3. When the STOP mode is released by reset, the STOP mode contents are held during reset input. However, the port pins become high impedance.




Figure 18-1. Block Diagram of Reset Function

Figure 18-2. Timing of Reset by RESET Input




Figure 18-3. Timing of Reset due to Watchdog Timer Overflow




Figure 18-4. Timing of Reset by RESET Input in STOP Mode




Table 18-1. Hardware Status After Reset (1/2)

	Hardware				
Program counter (PC) ^{Note 1}	The contents of reset vector tables (0000H and 0001H) are set.				
Stack pointer (SP)		Undefined			
Program status word (PSV	V)	02H			
RAM	Data memory	Undefined ^{Note 2}			
	General-purpose registers	Undefined ^{Note 2}			
Ports (output latches)	Ports 0 to 3, 7 to 12 (P0 to P3, P7 to P12)	00H			
Port mode registers	(PM0, PM7)	1FH			
	(PM1, PM2, PM3, PM10, PM11, PM12)	FFH			
Pull-up resistor option regi	ster (PUO)	00H			
Processor clock control re	gister (PCC)	04H			
Internal memory size switch	hing register (IMS)	Note 3			
Internal expansion RAM si	ze switching register (IXS)	Note 3			
Oscillation stabilization time	ne select register (OSTS)	04H			
16-bit timer/event counter	Timer register (TM0)	00H			
	Compare register (CR00)	Undefined			
	Capture register (CR01)	Undefined			
	Clock select register (TCL0)	00H			
	Mode control register (TMC0)	00H			
	Output control register (TOC0)	00H			
8-bit timer/event counter	Timer registers (TM1, TM2)	00H			
	Compare registers (CR10, CR20)	Undefined			
	Clock select register (TCL1)	00H			
	Mode control registers (TMC1, TMC2)	00H			
	Output control register (TOC1)	00H			

- **Notes 1.** During reset input or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.
 - 2. If the reset is applied in the standby mode, the status before reset will be held after reset.
 - 3. The after-reset values of the internal memory size switching register (IMS) and internal expansion RAM size switching register (IXS) depend on the product.

	μPD780204	μPD780204A	μPD780205	μPD780205A	μPD780206	μPD780208	μPD78P0208
IMS	C8H	CFH	CAH	CFH	ССН	CFH	CFH
IXS	None			0AH			

Table 18-1. Hardware Status After Reset (2/2)

	Hardware	Status After Reset
Watch timer	Clock select register (TCL2)	00H
Watchdog timer		
	Mode register (WDTM)	00H
Serial interface	Clock select register (TCL3)	88H
	Shift registers (SIO0, SIO1)	Undefined
	Mode registers (CSIM0, CSIM1)	00H
	Serial bus interface control register (SBIC)	00H
	Slave address register (SVA)	Undefined
	Automatic data transmit/receive control register (ADTC)	00H
	Automatic data transmit/receive address pointer (ADTP)	00H
	Automatic data transmit/receive interval specification register (ADTI)	00H
	Interrupt timing specification register (SINT)	00H
A/D converter	Mode register (ADM)	01H
	Conversion result register (ADCR)	Undefined
	Input select register (ADIS)	00H
VFD controller/driver	Display mode register 0 (DSPM0)	00H
	Display mode register 1 (DSPM1)	00H
	Display mode register 2 (DSPM2)	00H
Interrupts	Request flag registers (IF0L, IF0H)	00H
	Mask flag registers (MK0L, MK0H)	FFH
	Priority specification flag registers (PR0L, PR0H)	FFH
	External interrupt mode register (INTM0)	00H
	Sampling clock select register (SCS)	00H

CHAPTER 19 μ PD78P0208

The μ PD78P0208 is a product integrating a one-time programmable ROM (one-time PROM). Table 19-1 shows the differences between the μ PD78P0208 and the mask ROM versions (μ PD780204, 780204A, 780205, 780205A, 780206, and 780208).

Table 19-1. Differences Between μ PD78P0208 and Mask ROM Versions

Item	μPD78P0208	Mask ROM Versions
Internal ROM configuration	One-time PROM	Mask ROM
Internal ROM capacity	60 KB	μPD780204: 32 KB μPD780204A: 32 KB μPD780205: 40 KB μPD780205A: 40 KB μPD780206: 48 KB μPD780208: 60 KB
Internal expansion RAM capacity	1024 bytes	μPD780204: None μPD780204A: None μPD780205: None μPD780205A: None μPD780206: 1024 bytes μPD780208: 1024 bytes
Change in capacity of internal ROM by means of internal memory size switching register (IMS)	Possible ^{Note 1}	Impossible
Internal expansion RAM size switching register (IXS)	Provided (Internal expansion RAM capacity can be changed using IXSNote 2.)	μPD780204, 780204A, μPD780205, 780205A: Not provided μPD780206, 780208: Provided (However, internal expansion RAM capacity cannot be changed.)
IC pin	None	Provided
V _{PP} pin	Provided	None
P30/T00 to P32/T02, P33/TI1, P34/TI2, P35/PCL, P36/BUZ, P37	On-chip pull-down resistors are not provided.	On-chip pull-down resistors can be specified in 1-bit units by mask option.
P70 to P74	On-chip pull-up resistors are not provided.	On-chip pull-up resistors can be specified in 1-bit units by mask option.
FIP0 to FIP12	On-chip pull-down resistors are provided (connected to VLOAD).	On-chip pull-down resistors can be specified in 1-bit units by mask option.
P80/FIP13 to P87/FIP20, P90/FIP21 to P97/FIP28, P100/FIP29 to P107/FIP36, P110/FIP37 to P117/FIP44, P120/FIP45 to P127/FIP52	On-chip pull-down resistors are not provided.	On-chip pull-down resistors can be specified in 1-bit units by mask option. Pull-down resistors can be specified to be connected to either VLOAD or Vss in 4-bit units from P80.
Electrical specifications	Refer to the separate data sheet.	

Notes 1. After RESET input, the internal PROM capacity is set to 60 KB.

2. After RESET input, the internal expansion RAM capacity is set to 1024 bytes.

Caution There are differences in noise immunity and noise radiation between the PROM and mask ROM versions. When pre-producing an application set with the PROM version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations for the commercial samples (not engineering samples) of the mask ROM version.

19.1 Internal Memory Size Switching Register

The internal memory capacity of the μ PD78P0208 can be selected by using the internal memory size switching register (IMS). The same memory map as that of the mask ROM version with a different internal memory capacity is possible by setting IMS.

IMS is set with an 8-bit memory manipulation instruction.

RESET input sets IMS as shown in Table 19-2.

Symbol 5 3 2 0 Address After reset R/W IMS RAM2 RAM1 RAM0 0 ROM3 ROM2 ROM1 ROM0 FFF0H Note R/W Internal ROM capacity ROM3 ROM2 ROM1 ROM0 selection 0 0 0 32 KB 1 0 1 0 40 KB 1 1 0 48 KB 1 0 60 KB 1 1 1 1 Other than above Setting prohibited Internal high-speed RAM capacity RAM2 RAM1 RAM0 selection 0 1024 bytes Other than above Setting prohibited

Figure 19-1. Format of Internal Memory Size Switching Register (IMS)

Note The value of the internal memory size switching register after reset differs depending on the product (see Table 19-2).

Table 19-2 lists the IMS setting values for a memory map equivalent to the mask ROM versions.

Table 19-2. Internal Memory Size Switching Register Setting Values

Target Product	IMS Value After Reset	IMS Setting Value
μPD780204	C8H	
μPD780204A	CFH	С8Н
μPD780205	CAH	
μPD780205A	CFH	CAH
μPD780206	ССН	
μPD780208	CFH	
μPD78P0208	CFH	

Caution When using the μ PD780204, 780205, 780206, and 780208, do not set any value other than the above IMS Value After Reset to IMS.

When using the μ PD780204A and 780205A, be sure to set the IMS Setting Value shown in Table 19-2 to IMS.

19.2 Internal Expansion RAM Size Switching Register

By setting the internal expansion RAM size swtiching register (IXS), the μ PD78P0208 can have the same memory map as used in mask ROM versions that have a different internal expansion RAM capacity.

For the mask ROM versions, IXS does not need to be set.

IXS is set with an 8-bit memory manipulation instruction.

RESET input sets IXS to 0AH.

- Cautions 1. The internal expansion RAM size switching register (IXS) is only incorporated in the μ PD780206, μ PD780208, and μ PD78P0208.
 - 2. When using a mask ROM version μ PD780204, μ PD780204A, μ PD780205, μ PD780205A, μ PD780206, μ PD780208, do not set a value other than those listed in Table 19-3 to IXS.

Figure 19-2. Format of Internal Expansion RAM Size Switching Register




Table 19-3 lists the IXS setting values for a memory map equivalent to the mask ROM versions.

Table 19-3. Internal Expansion RAM Size Switching Register Setting Values

Target Mask ROM Version	IXS Setting Value
μPD780204, 780204A μPD780205, 780205A	0CH
μPD780206 μPD780208	ОАН

IXS is not incorporated in the μ PD780204, μ PD780204A, μ PD780205, and μ PD780205A.

However, if a write instruction to IXS is executed in the μ PD780204, μ PD780204A, μ PD780205, or μ PD780205A, the operation is not affected.

19.3 PROM Programming

The μ PD78P0208 incorporates a 60 KB PROM as program memory. When programming, the PROM programming mode is set by means of the V_{PP} pin and the $\overline{\text{RESET}}$ pin. For the connection of unused pins, refer to 1.5 Pin Configuration (Top View) (2) PROM programming mode.

Caution Programs must be written in addresses 0000H to EFFFH (the last address EFFFH must be specified). Programs cannot be written by a PROM programmer that cannot specify the write address.

19.3.1 Operating modes

When +5 V or +12.5 V is applied to the VPP pin and a low-level signal is applied to the RESET pin, the μ PD78P0208 is set to the PROM programming mode. This is one of the operating modes shown in Table 19-4 below according to the setting of the \overline{CE} , \overline{OE} , and \overline{PGM} pins.

The PROM contents can be read by setting the read mode.

Pin RESET V_{PP} V_{DD} CE ŌĒ PGM D0 to D7 Operating Mode Page data latch L +12.5 V +6.5 V L Н Data input Page write Н Н 1 High impedance Byte write Н Data input 1 L Н Program verify 1 1 Data output Program inhibit Н Н High impedance X L L × Read +5 V +5 V L L Н Data output Output disabled L Н High impedance Н High impedance Standby × X

Table 19-4. PROM Programming Operating Modes

 \times : L or H

(1) Read mode

Read mode is set by setting \overline{CE} to L and \overline{OE} to L.

(2) Output disabled mode

If OE is set to H, data output becomes high impedance and the output disabled mode is set.

Therefore, if multiple μ PD78P0208s are connected to the data bus, data can be read from any one device by controlling the \overline{OE} pin.

(3) Standby mode

Setting CE to H sets the standby mode.

In this mode, data output becomes high impedance irrespective of the status of OE.

(4) Page data latch mode

Setting \overline{CE} to H, \overline{PGM} to H, and \overline{OE} to L at the start of the page write mode sets the page data latch mode. In this mode, 1-page 4-byte data is latched in the internal address/data latch circuit.

(5) Page write mode

After a 1-page 4-byte address and data are latched by the page data latch mode, a page write is executed by applying a 0.1 ms program pulse (active-low) to the \overline{PGM} pin while \overline{CE} = H and \overline{OE} = H. After this, program verification can be performed by setting \overline{CE} to L and \overline{OE} to L.

If programming is not performed by one program pulse, repeated write and verify operations are executed X times ($X \le 10$).

(6) Byte write mode

A byte write is executed by applying a 0.1 ms program pulse (active-low) to the \overline{PGM} pin while $\overline{CE} = L$ and $\overline{OE} = H$. After this, program verification can be performed by setting \overline{OE} to L.

If programming is not performed by one program pulse, repeated write and verify operations are executed X times ($X \le 10$).

(7) Program verify mode

Setting \overline{CE} to L, PGM to H, and \overline{OE} to L sets the program verify mode.

After writing is performed, this mode should be used to check whether the data was written correctly.

(8) Program inhibit mode

The program inhibit mode is used when the \overline{OE} , V_{PP}, and D0 to D7 pins of multiple μ PD78P0208s are connected in parallel, and when you wish to write to one of these devices.

The page write mode or byte write mode described above is used to perform a write. At this time, the write is not performed on the device which has the \overline{PGM} pin driven high.

19.3.2 PROM write procedure

Start $\mathsf{Address} = \mathsf{G}$ $V_{DD} = 6.5 \text{ V}, V_{PP} = 12.5 \text{ V}$ X = 0Latch Address = Address + 1Latch Address = Address + 1 Latch Address = Address + 1 Address = Address + 1 Latch No X = X + 1Yes X = 10? 0.1 ms program pulse Fail Verify 4 bytes Pass No Address = N? Yes $V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}, \text{ VPP} = V_{\text{DD}}$ Pass Fail All bytes verified? All pass End of write Defective product

Figure 19-3. Page Program Mode Flowchart

G = Start address

N = Last address of program




Figure 19-4. Page Program Mode Timing

 V_{IH}

VIL

ŌĒ




Figure 19-5. Byte Program Mode Flowchart

G = Start address

N = Last address of program




Figure 19-6. Byte Program Mode Timing

- Cautions 1. Ensure that V_{DD} is applied before V_{PP} and removed after V_{PP} .
 - 2. Ensure that VPP does not exceed +13.5 V including overshoot.
 - 3. Disconnecting the device while +12.5 V is being applied to V_{PP} may have an adverse affect on reliability.


19.3.3 PROM read procedure

PROM contents can be read onto the external data bus (D0 to D7) using the following procedure.

- (1) Fix the RESET pin low, and supply +5 V to the VPP pin. Unused pins are handled as shown in 1.5 Pin Configuration (Top View) (2) PROM programming mode.
- (2) Supply +5 V to the VDD and VPP pins.
- (3) Input the address of the data to be read to pins A0 to A16.
- (4) Read mode.
- (5) Output data to pins D0 to D7.

The timing for steps (2) through (5) above is shown in Figure 19-7.

Figure 19-7. PROM Read Timing



19.4 Screening of One-Time PROM Version

A one-time PROM device (μ PD78P0208GF-3BA) cannot be fully tested by NEC Electronics before shipment due to the nature of PROM. After the necessary data has been written, it is recommended to implement a screening process, that is, the written contents should be verified after the device has been stored under the following high-temperature conditions.

Storage Temperature	Storage Time	
125°C	24 hours	

CHAPTER 20 INSTRUCTION SET

This chapter describes the instruction set for the μ PD780208 Subseries. For details of the operations and mnemonics (instruction codes) of each instruction, refer to the **78K/0 Series Instructions User's Manual (U12326E)**.

20.1 Conventions

20.1.1 Operand identifiers and description methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Uppercase letters and the symbols #, !, \$, and [] are keywords and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: Absolute address specification
- \$: Relative address specification
- []: Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, \$, and [] symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 20-1. Operand Identifiers and Description Methods

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special-function register symbol ^{Note}
sfrp	Special-function register symbol (16-bit manipulatable register, even addresses only)Note
saddr	FE20H to FF1FH Immediate data or label
saddrp	FE20H to FF1FH Immediate data or label (even addresses only)
addr16	0000H to FFFFH Immediate data or label
	(only even addresses for 16-bit data transfer instructions)
addr11	0800H to 0FFFH Immediate data or label
addr5	0040H to 007FH Immediate data or label (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Note FFD0H to FFDFH cannot be addressed.

Remark For special-function register symbols, see Table 3-3 Special-Function Register List.

20.1.2 Description of "operation" column

A: A register; 8-bit accumulator

X: X registerB: B registerC: C registerD: D register

E: E registerH: H registerL: L register

AX: AX register pair; 16-bit accumulator

BC: BC register pair
DE: DE register pair
HL: HL register pair
PC: Program counter
SP: Stack pointer

PSW: Program status word

CY: Carry flag

AC: Auxiliary carry flag

Z: Zero flag

RBS: Register bank select flag
IE: Interrupt request enable flag

NMIS: Non-maskable interrupt servicing flag

(): Memory contents indicated by address or register contents in parentheses

XH, XL: Higher 8 bits and lower 8 bits of 16-bit register

 \wedge : Logical product (AND) \vee : Logical sum (OR)

→: Exclusive logical sum (exclusive OR)

---: Inverted data

addr16: 16-bit immediate data or label

jdisp8: Signed 8-bit data (displacement value)

20.1.3 Description of "flag operation" column

(Blank): Unchanged
0: Cleared to 0
1: Set to 1

X: Set/cleared according to the resultR: Previously saved value is restored

20.2 Operation List

Instruc-	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	3
tion Group				Note 1	Note 2		Z	AC	CY
8-bit	MOV	r, #byte	2	4	-	r ← byte			
data		saddr, #byte	3	6	7	(saddr) ← byte			
transfer		sfr, #byte	3	_	7	sfr ← byte			
		A, r Not	e 3 1	2	_	$A \leftarrow r$			
		r, A Not	e 3 1	2	-	$r \leftarrow A$			
		A, saddr	2	4	5	A ← (saddr)			
		saddr, A	2	4	5	(saddr) ← A			
		A, sfr	2	_	5	A ← sfr			
		sfr, A	2	_	5	sfr ← A			
		A, !addr16	3	8	9	A ← (addr16)			
		!addr16, A	3	8	9	(addr16) ← A			
		PSW, #byte	3	_	7	PSW ← byte	×	×	×
		A, PSW	2	_	5	A ← PSW			
		PSW, A	2	_	5	PSW ← A	×	×	×
		A, [DE]	1	4	5	A ← (DE)			
		[DE], A	1	4	5	(DE) ← A			
		A, [HL]	1	4	5	A ← (HL)			
		[HL], A	1	4	5	(HL) ← A			
		A, [HL+byte]	2	8	9	A ← (HL+byte)			
		[HL+byte], A	2	8	9	(HL+byte) ← A			
		A, [HL+B]	1	6	7	A ← (HL+B)			
		[HL+B], A	1	6	7	(HL+B) ← A			
		A, [HL+C]	1	6	7	A ← (HL+C)			
		[HL+C], A	1	6	7	(HL+C) ← A			
	XCH	A, r Not	e 3 1	2	-	$A \leftrightarrow r$			
		A, saddr	2	4	6	$A \leftrightarrow (saddr)$			
		A, sfr	2	-	6	$A \leftrightarrow sfr$			
		A, !addr16	3	8	10	A ↔ (addr16)			
		A, [DE]	1	4	6	$A \leftrightarrow (DE)$			
		A, [HL]	1	4	6	$A \leftrightarrow (HL)$			
		A, [HL+byte]	2	8	10	A ↔ (HL+byte)			
		A, [HL+B]	2	8	10	$A \leftrightarrow (HL+B)$			
		A, [HL+C]	2	8	10	A ↔ (HL+C)			

Notes 1. When the internal high-speed RAM area is accessed or an instruction with no data access.

- 2. When an area except the internal high-speed RAM area is accessed.
- 3. Except r = A

Remark One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

Instruc-	Mnemonic	Operands	3	Bytes	Bytes Clocks		Operation		Flag	j
tion Group				-	Note 1	Note 2		Z	AC	CY
16-bit	MOVW	rp, #word		3	6	-	rp ← word			
data		saddrp, #word		4	8	10	(saddrp) ← word			
transfer		sfrp, #word		4	-	10	sfrp ← word			
		AX, saddrp		2	6	8	AX ← (saddrp)			
		saddrp, AX		2	6	8	(saddrp) ← AX			
		AX, sfrp		2	-	8	AX ← sfrp			
		sfrp, AX		2	-	8	sfrp ← AX			
		AX, rp	lote 3	1	4	-	AX ← rp			
		rp, AX	lote 3	1	4	-	rp ← AX			
		AX, !addr16		3	10	12	AX ← (addr16)			
		!addr16, AX		3	10	12	(addr16) ← AX			
	XCHW	AX, rp	lote 3	1	4	-	$AX \leftrightarrow rp$			
8-bit	ADD	A, #byte		2	4	ı	A, CY ← A+byte	×	×	×
operation		saddr, #byte		3	6	8	(saddr), CY ← (saddr)+byte	×	×	×
		A, r	lote 4	2	4	1	A, CY ← A+r	×	×	×
		r, A		2	4	ı	r, CY ← r+A	×	×	×
		A, saddr		2	4	5	A, CY ← A+(saddr)	×	×	×
		A, !addr16		3	8	9	A, CY ← A+(addr16)	×	×	×
		A, [HL]		1	4	5	A, CY ← A+(HL)	×	×	×
		A, [HL+byte]		2	8	9	A, CY ← A+(HL+byte)	×	×	×
		A, [HL+B]		2	8	9	A, CY ← A+(HL+B)	×	×	×
		A, [HL+C]		2	8	9	A, CY ← A+(HL+C)	×	×	×
	ADDC	A, #byte		2	4	_	A, CY ← A+byte+CY	×	×	×
		saddr, #byte		3	6	8	(saddr), CY ← (saddr)+byte+CY	×	×	×
		A, r	lote 4	2	4	_	A, CY ← A+r+CY	×	×	×
		r, A		2	4	_	r, CY ← r+A+CY	×	×	×
		A, saddr		2	4	5	A, CY ← A+(saddr)+CY	×	×	×
		A, !addr16		3	8	9	A, CY ← A+(addr16)+CY	×	×	×
		A, [HL]		1	4	5	A, CY ← A+(HL)+CY	×	×	×
		A, [HL+byte]		2	8	9	A, CY ← A+(HL+byte)+CY	×	×	×
		A, [HL+B]		2	8	9	$A, CY \leftarrow A+(HL+B)+CY$	×	×	×
		A, [HL+C]		2	8	9	$A, CY \leftarrow A+(HL+C)+CY$	×	×	×

- 2. When an area except the internal high-speed RAM area is accessed.
- 3. Only when rp = BC, DE, or HL
- 4. Except r = A

Remark One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

Instruc-	Mnemonic	Operands	Bytes	es Clocks		Operation		Flag	Э
tion Group				Note 1	Note 2		Z	AC	CY
8-bit	SUB	A, #byte	2	4	_	A, CY ← A-byte	×	×	×
operation		saddr, #byte	3	6	8	(saddr), CY ← (saddr)-byte	×	×	×
		A, r Note 3	2	4	_	A, CY ← A−r	×	×	×
		r, A	2	4	_	r, CY ← r–A	×	×	×
		A, saddr	2	4	5	A, CY ← A-(saddr)	×	×	×
		A, !addr16	3	8	9	A, CY ← A-(addr16)	×	×	×
		A, [HL]	1	4	5	A, CY ← A−(HL)	×	×	×
		A, [HL+byte]	2	8	9	A, CY ← A-(HL+byte)	×	×	×
		A, [HL+B]	2	8	9	A, CY ← A−(HL+B)	×	×	×
		A, [HL+C]	2	8	9	$A, CY \leftarrow A-(HL+C)$	×	×	×
	SUBC	A, #byte	2	4	_	A, CY ← A-byte-CY	×	×	×
		saddr, #byte	3	6	8	(saddr), CY ← (saddr)-byte-CY	×	×	×
		A, r Note 3	2	4	-	A, CY ← A−r−CY	×	×	×
		r, A	2	4	_	r, CY ← r–A–CY	×	×	×
		A, saddr	2	4	5	A, CY ← A-(saddr)-CY	×	×	×
		A, !addr16	3	8	9	A, CY ← A-(addr16)-CY	×	×	×
		A, [HL]	1	4	5	A, CY ← A−(HL)−CY	×	×	×
		A, [HL+byte]	2	8	9	A, CY ← A-(HL+byte)-CY	×	×	×
		A, [HL+B]	2	8	9	A, CY ← A−(HL+B)−CY	×	×	×
		A, [HL+C]	2	8	9	$A, CY \leftarrow A-(HL+C)-CY$	×	×	×
	AND	A, #byte	2	4	_	A ← A ^ byte	×		
		saddr, #byte	3	6	8	(saddr) ← (saddr) ∧byte	×		
		A, r Note 3	2	4	_	A ← A ^ r	×		
		r, A	2	4	_	$r \leftarrow r \land A$	×		
		A, saddr	2	4	5	A ← A ^ (saddr)	×		
		A, !addr16	3	8	9	A ← A △ (addr16)	×		
		A, [HL]	1	4	5	$A \leftarrow A^{\wedge}(HL)$	×		
		A, [HL+byte]	2	8	9	A ← A [∧] (HL+byte)	×		
		A, [HL+B]	2	8	9	$A \leftarrow A \land (HL+B)$	×		
		A, [HL+C]	2	8	9	$A \leftarrow A \land (HL+C)$	×		

- 2. When an area except the internal high-speed RAM area is accessed.
- **3.** Except r = A

Remark One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

Instruc-	Mnemonic	Operands	Bytes	Clocks		Operation		Flag	3
tion Group				Note 1	Note 2		z	AC	CY
8-bit	OR	A, #byte	2	4	_	$A \leftarrow A \lor byte$	×		
operation		saddr, #byte	3	6	8	(saddr) ← (saddr) ∨ byte	×		
		A, r Note 3	2	4	-	$A \leftarrow A \lor r$	×		
		r, A	2	4	_	$r \leftarrow r \lor A$	×		
		A, saddr	2	4	5	$A \leftarrow A \lor (saddr)$	×		
		A, !addr16	3	8	9	A ← A∨ (addr16)	×		
		A, [HL]	1	4	5	$A \leftarrow A \lor (HL)$	×		
		A, [HL+byte]	2	8	9	A ← A∨ (HL+byte)	×		
		A, [HL+B]	2	8	9	$A \leftarrow A \lor (HL +B)$	×		
		A, [HL+C]	2	8	9	$A \leftarrow A \lor (HL + C)$	×		
	XOR	A, #byte	2	4	_	A ← A → byte	×		
		saddr, #byte	3	6	8	$(saddr) \leftarrow (saddr) \ \forall \ byte$	×		
		A, r Note 3	2	4	_	$A \leftarrow A \forall r$	×		
		r, A	2	4	_	$r \leftarrow r \forall A$	×		
		A, saddr	2	4	5	A ← A ∀ (saddr)	×		
		A, !addr16	3	8	9	A ← A ∀ (addr16)	×		
		A, [HL]	1	4	5	$A \leftarrow A \forall (HL)$	×		
		A, [HL+byte]	2	8	9	A ← A ∀ (HL+byte)	×		
		A, [HL+B]	2	8	9	$A \leftarrow A \forall (HL+B)$	×		
		A, [HL+C]	2	8	9	$A \leftarrow A \forall (HL+C)$	×		
	CMP	A, #byte	2	4	_	A-byte	×	×	×
		saddr, #byte	3	6	8	(saddr)-byte	×	×	×
		A, r Note 3	2	4	_	A–r	×	×	×
		r, A	2	4	_	r–A	×	×	×
		A, saddr	2	4	5	A-(saddr)	×	×	×
		A, !addr16	3	8	9	A-(addr16)	×	×	×
		A, [HL]	1	4	5	A–(HL)	×	×	×
		A, [HL+byte]	2	8	9	A-(HL+byte)	×	×	×
		A, [HL+B]	2	8	9	A-(HL+B)	×	×	×
		A, [HL+C]	2	8	9	A-(HL+C)	×	×	×

- 2. When an area except the internal high-speed RAM area is accessed.
- **3.** Except r = A

Remark One instruction clock cycle is one cycle of the CPU clock (fcPu) selected by the processor clock control register (PCC).

Instruc-	Mnemonic	Operands	Bytes	Clocks		Operation		Flag	3
tion Group				Note 1	Note 2		z	AC	CY
16-bit	ADDW	AX, #word	3	6	_	AX, CY ← AX+word	×	×	×
operation	SUBW	AX, #word	3	6	_	AX, CY ← AX–word	×	×	×
	CMPW	AX, #word	3	6	_	AX-word	×	×	×
Multiply/	MULU	Х	2	16	_	$AX \leftarrow A \times X$			
divide	DIVUW	С	2	25	_	AX (Quotient), C (Remainder) ← AX÷C			
Increase/	INC	r	1	2	_	r ← r+1	×	×	
decrease		saddr	2	4	6	(saddr) ← (saddr)+1	×	×	
	DEC	r	1	2	_	r ← r–1	×	×	
		saddr	2	4	6	(saddr) ← (saddr)-1	×	×	
	INCW	rp	1	4	_	rp ← rp+1			
	DECW	rp	1	4	_	rp ← rp−1			
Rotation	ROR	A, 1	1	2	_	(CY, A7 \leftarrow A0, Am-1 \leftarrow Am) \times 1			×
	ROL	A, 1	1	2	_	(CY, A0 \leftarrow A7, Am+1 \leftarrow Am) \times 1			×
	RORC	A, 1	1	2	_	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$			×
	ROLC	A, 1	1	2	_	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$			×
	ROR4	[HL]	2	10	12	A3-0 ← (HL)3-0, (HL)7-4 ← A3-0,			
						(HL)3–0 ← (HL)7–4			
	ROL4	[HL]	2	10	12	A3-0 ← (HL)7-4, (HL)3-0 ← A3-0,			
						(HL)7–4 ← (HL)3–0			
BCD	ADJBA		2	4	_	Decimal Adjust Accumulator after	×	×	×
adjust						Addition			
	ADJBS		2	4	_	Decimal Adjust Accumulator after	×	×	×
						Subtract			
Bit	MOV1	CY, saddr.bit	3	6	7	CY ← (saddr.bit)			×
manipu-		CY, sfr.bit	3	-	7	CY ← sfr.bit			×
lation		CY, A.bit	2	4	_	CY ← A.bit			×
		CY, PSW.bit	3	_	7	CY ← PSW.bit			×
		CY, [HL].bit	2	6	7	CY ← (HL).bit			×
		saddr.bit, CY	3	6	8	(saddr.bit) ← CY			
		sfr.bit, CY	3	-	8	sfr.bit ← CY			
		A.bit, CY	2	4	_	A.bit ← CY			
		PSW.bit, CY	3	-	8	PSW.bit ← CY	×	×	
		[HL].bit, CY	2	6	8	(HL).bit ← CY			

- Notes 1. When the internal high-speed RAM area is accessed or an instruction with no data access.
 - 2. When an area except the internal high-speed RAM area is accessed.

Remark One instruction clock cycle is one cycle of the CPU clock (fcPU) selected by the processor clock control register (PCC).

Instruc-	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	J
tion Group				Note 1	Note 2		Z	AC	CY
Bit	AND1	CY, saddr.bit	3	6	7	$CY \leftarrow CY \land (saddr.bit)$			×
manipu-		CY, sfr.bit	3	-	7	CY ← CY ∧ sfr.bit			×
lation		CY, A.bit	2	4	_	$CY \leftarrow CY \land A.bit$			×
		CY, PSW.bit	3	-	7	CY ← CY ↑ PSW.bit			×
		CY, [HL].bit	2	6	7	$CY \leftarrow CY \land (HL).bit$			×
	OR1	CY, saddr.bit	3	6	7	$CY \leftarrow CY \lor (saddr.bit)$			×
		CY, sfr.bit	3	_	7	$CY \leftarrow CY \lor sfr.bit$			×
		CY, A.bit	2	4	-	$CY \leftarrow CY \lor A.bit$			×
		CY, PSW.bit	3	-	7	$CY \leftarrow CY \lor PSW.bit$			×
		CY, [HL].bit	2	6	7	$CY \leftarrow CY \lor (HL).bit$			×
	XOR1	CY, saddr.bit	3	6	7	CY ← CY ∀ (saddr.bit)			×
		CY, sfr.bit	3	-	7	CY ← CY → sfr.bit			×
		CY, A.bit	2	4	_	CY ← CY ₩ A.bit			×
		CY, PSW.bit	3	_	7	$CY \leftarrow CY \forall PSW.bit$			×
		CY, [HL].bit	2	6	7	$CY \leftarrow CY \forall (HL).bit$			×
	SET1	saddr.bit	2	4	6	(saddr.bit) ← 1			
		sfr.bit	3	-	8	sfr.bit ← 1			
		A.bit	2	4	_	A.bit ← 1			
		PSW.bit	2	-	6	PSW.bit ← 1	×	×	×
		[HL].bit	2	6	8	(HL).bit ← 1			
	CLR1	saddr.bit	2	4	6	(saddr.bit) ← 0			
		sfr.bit	3	-	8	sfr.bit ← 0			
		A.bit	2	4	-	A.bit ← 0			
		PSW.bit	2	-	6	PSW.bit ← 0	×	×	×
		[HL].bit	2	6	8	(HL).bit ← 0			
	SET1	CY	1	2	-	CY ← 1			1
	CLR1	CY	1	2	ı	CY ← 0			0
	NOT1	CY	1	2	-	$CY \leftarrow \overline{CY}$			×

2. When an area except the internal high-speed RAM area is accessed.

Remark One instruction clock cycle is one cycle of the CPU clock (fcPU) selected by the processor clock control register (PCC).

Instruc-	Mnemonic	Operands	Bytes	Clocks		Operation		Flag	
tion Group				Note 1	Note 2		Z	AC	CY
Call return	CALL	!addr16	3	7	-	$(SP-1) \leftarrow (PC+3)H, (SP-2) \leftarrow (PC+3)L,$ $PC \leftarrow addr16, SP \leftarrow SP-2$			
	CALLF	!addr11	2	5	-	$\begin{split} &(\text{SP-1}) \leftarrow (\text{PC+2})\text{H, } (\text{SP-2}) \leftarrow (\text{PC+2})\text{L,} \\ &\text{PC}_{15-11} \leftarrow 00001, \ \text{PC}_{10-0} \leftarrow \text{addr11}, \\ &\text{SP} \leftarrow \text{SP-2} \end{split}$			
	CALLT	[addr5]	1	6	-	$ \begin{aligned} & (\text{SP-1}) \leftarrow (\text{PC+1})\text{H, } (\text{SP-2}) \leftarrow (\text{PC+1})\text{L,} \\ & \text{PCH} \leftarrow (00000000, \text{ addr5+1}), \\ & \text{PCL} \leftarrow (00000000, \text{ addr5}), \\ & \text{SP} \leftarrow \text{SP-2} \end{aligned} $			
	BRK		1	6	-	$\begin{split} &(\text{SP-1}) \leftarrow \text{PSW}, (\text{SP-2}) \leftarrow (\text{PC+1})\text{H}, \\ &(\text{SP-3}) \leftarrow (\text{PC+1})\text{L}, \text{PCH} \leftarrow (003\text{FH}), \\ &\text{PCL} \leftarrow (003\text{EH}), \text{SP} \leftarrow \text{SP-3}, \text{IE} \leftarrow 0 \end{split}$			
	RET		1	6	-	$PCH \leftarrow (SP+1), PCL \leftarrow (SP),$ $SP \leftarrow SP+2$			
	RETI		1	6	-	$\begin{aligned} & PCH \leftarrow (SP+1), PCL \leftarrow (SP), \\ & PSW \leftarrow (SP+2), SP \leftarrow SP+3, \\ & NMIS \leftarrow 0 \end{aligned}$	R	R	R
	RETB		1	6	-	PCH \leftarrow (SP+1), PCL \leftarrow (SP), PSW \leftarrow (SP+2), SP \leftarrow SP+3	R	R	R
Stack	PUSH	PSW	1	2	_	$(SP-1) \leftarrow PSW, SP \leftarrow SP-1$			
manipu- lation		rp	1	4	-	$(SP-1) \leftarrow rpH, (SP-2) \leftarrow rpL,$ SP ← SP-2			
	POP	PSW	1	2	_	$PSW \leftarrow (SP),SP \leftarrow SP+1$	R	R	R
		rp	1	4	-	$rpH \leftarrow (SP+1), rpL \leftarrow (SP),$ $SP \leftarrow SP+2$			
	MOVW	SP, #word	4	-	10	$SP \leftarrow word$			
		SP, AX	2	-	8	SP ← AX			
		AX, SP	2	_	8	AX ← SP			
Uncondi-	BR	!addr16	3	6	_	PC ← addr16			
tional		\$addr16	2	6	_	PC ← PC + 2 + jdisp8			
branch		AX	2	8	_	PCH ← A, PCL ← X			
Condi-	ВС	\$addr16	2	6	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 1$			
tional	BNC	\$addr16	2	6	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
branch	BZ	\$addr16	2	6	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
	BNZ	\$addr16	2	6	-	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			

2. When an area except the internal high-speed RAM area is accessed.

Remark One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

Instruc-	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag
tion Group				Note 1	Note 2		z	AC CY
Condi-	ВТ	saddr.bit, \$addr16	3	8	9	PC ← PC+3+jdisp8 if (saddr.bit) = 1		
tional		sfr.bit, \$addr16	4	_	11	PC ← PC+4+jdisp8 if sfr.bit = 1		
branch		A.bit, \$addr16	3	8	_	PC ← PC+3+jdisp8 if A.bit = 1		
		PSW.bit, \$addr16	3	_	9	PC ← PC+3+jdisp8 if PSW.bit = 1		
		[HL].bit, \$addr16	3	10	11	PC ← PC+3+jdisp8 if (HL).bit = 1		
	BF	saddr.bit, \$addr16	4	10	11	PC ← PC+4+jdisp8 if (saddr.bit) = 0		
		sfr.bit, \$addr16	4	_	11	PC ← PC+4+jdisp8 if sfr.bit = 0		
		A.bit, \$addr16	3	8	_	PC ← PC+3+jdisp8 if A.bit = 0		
		PSW.bit, \$addr16	4	_	11	PC ← PC+4+jdisp8 if PSW.bit = 0		
		[HL].bit, \$addr16	3	10	11	PC ← PC+3+jdisp8 if (HL).bit = 0		
	BTCLR	saddr.bit, \$addr16	4	10	12	PC ← PC+4+jdisp8 if (saddr.bit) = 1		
						then reset (saddr.bit)		
		sfr.bit, \$addr16	4	_	12	PC ← PC+4+jdisp8 if sfr.bit = 1		
						then reset sfr.bit		
		A.bit, \$addr16	3	8	_	PC ← PC+3+jdisp8 if A.bit = 1		
						then reset A.bit		
		PSW.bit, \$addr16	4	_	12	PC ← PC+4+jdisp8 if PSW.bit = 1	×	× ×
						then reset PSW.bit		
		[HL].bit, \$addr16	3	10	12	PC ← PC+3+jdisp8 if (HL).bit = 1		
						then reset (HL).bit		
	DBNZ	B, \$addr16	2	6	_	B ← B–1, then		
						PC ← PC+2+jdisp8 if B ≠ 0		
		C, \$addr16	2	6	_	C ← C-1, then		
						PC ← PC+2+jdisp8 if C ≠ 0		
		saddr, \$addr16	3	8	10	(saddr) ← (saddr)-1, then		
						PC ← PC+3+jdisp8 if (saddr) ≠ 0		
CPU	SEL	RBn	2	4	-	RBS1, 0 ← n		
control	NOP		1	2	-	No Operation		
	El		2	_	6	IE ← 1 (Enable Interrupt)		
	DI		2	-	6	$IE \leftarrow 0$ (Disable Interrupt)		
	HALT		2	6	_	Set HALT Mode		
	STOP		2	6	_	Set STOP Mode		

2. When an area except the internal high-speed RAM area is accessed.

Remark One instruction clock cycle is one cycle of the CPU clock (fcpu) selected by the processor clock control register (PCC).

20.3 Instructions Listed by Addressing Type

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Second	1		1	1		<u> </u>							
Operand	#byte	Α	rNote	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL+byte]	\$addr16	1	None
First										[HL+B]			
Operand										[HL+C]			
Α	ADD		MOV	MOV	MOV	MOV	MOV	MOV	MOV	MOV		ROR	
	ADDC		XCH	XCH	хсн	XCH		XCH	XCH	хсн		ROL	
	SUB		ADD		ADD	ADD			ADD	ADD		RORC	
	SUBC		ADDC		ADDC	ADDC			ADDC	ADDC		ROLC	
	AND		SUB		SUB	SUB			SUB	SUB			
	OR		SUBC		SUBC	SUBC			SUBC	SUBC			
	XOR		AND		AND	AND			AND	AND			
	CMP		OR		OR	OR			OR	OR			
			XOR		XOR	XOR			XOR	XOR			
			CMP		СМР	CMP			СМР	СМР			
r	MOV	MOV											INC
		ADD											DEC
		ADDC											
		SUB											
		SUBC											
		AND											
		OR											
		XOR											
		СМР											
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV	MOV									DBNZ		INC
	ADD												DEC
	ADDC												
	SUB												
	SUBC												
	AND												
	OR XOR												
	CMP												
!addr16	CIVIF	MOV											
PSW	MOV	MOV											PUSH
0 0 0	1410 4	IVIOV											POP
[DE]		MOV											
[HL]		MOV											ROR4
[· · -]													ROL4
[HL+byte]		MOV											
[HL+B]													
[HL+C]													
X													MULU
С													DIVUW
	<u> </u>		l		<u> </u>								2.7077

Note Except r = A

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Second Operand	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
First Operand								
AX	ADDW		MOVW	MOVW	MOVW	MOVW	MOVW	
	SUBW		XCHW					
	CMPW							
rp	MOVW	MOVW ^{Note}						INCW
								DECW
								PUSH
								POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, or HL

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Second Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
First Operand	71.511	JII.DIL	Judai.bit	1 OVV.Dit	[TIL].DIC		φασαιτο	1 TONO
A.bit						MOV1	BT	SET1
							BF	CLR1
							BTCLR	
sfr.bit						MOV1	ВТ	SET1
							BF	CLR1
							BTCLR	
saddr.bit						MOV1	ВТ	SET1
							BF	CLR1
							BTCLR	
PSW.bit						MOV1	ВТ	SET1
							BF	CLR1
							BTCLR	
[HL].bit						MOV1	ВТ	SET1
							BF	CLR1
							BTCLR	
CY	MOV1	MOV1	MOV1	MOV1	MOV1			SET1
	AND1	AND1	AND1	AND1	AND1			CLR1
	OR1	OR1	OR1	OR1	OR1			NOT1
	XOR1	XOR1	XOR1	XOR1	XOR1			

(4) Call instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

Second Operand First Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR BC BNC BZ BNZ
Compound instruction					BT BF BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

APPENDIX A DIFFERENCES BETWEEN μ PD78044H, 780228, AND 780208 SUBSERIES

Table A-1 shows the major differences between the μ PD78044H, 780228, and 780208 Subseries.

Table A-1. Major Differences Between μ PD78044H, 780228, and 780208 Subseries

Part Number		μPD78044H Subseries	μPD780228 Subseries	μPD780208 Subseries	
Item					
PROM or flash memory version		μPD78P048B (PROM)	μPD78F0228 (flash memory)	μPD78P0208 (PROM)	
Supply voltage		V _{DD} = 2.7 to 5.5 V	V _{DD} = 4.5 to 5.5 V	V _{DD} = 2.7 to 5.5 V	
Internal ROM size		μPD78044H: 32 KB μPD78045H: 40 KB μPD78046H: 48 KB μPD78P048B: 60 KB	μPD780226: 48 KB μPD780228: 60 KB μPD78F0228: 60 KB	μPD780204: 32 KB μPD780204A: 32 KB μPD780205: 40 KB μPD780205A: 40 KB μPD780206: 48 KB μPD780208: 60 KB μPD78P0208: 60 KB	
Internal expansion RA	AM size	μ PD78P048B only: 1024 bytes	512 bytes	μPD780206, 780208, and 78P0208 only: 1024 bytes	
Internal buffer RAM si	ize	μ PD78P048B only: 64 bytes	None	64 bytes	
VFD display RAM size	е	48 bytes	96 bytes	80 bytes	
CPU clock		Main system clock or subsystem clock selectable	Main system clock only	Main system clock or subsystem clock selectable	
I/O ports		68 pins	72 pins	74 pins	
Total of VFD display of	output pins	34 pins	48 pins	53 pins	
Serial interface		1 channel		2 channels	
Timer		16-bit timer/event counter:	8-bit remote control timer: 1 channel 8-bit PWM timer: 2 channels Watchdog timer: 1 channel	16-bit timer/event counter:	
Clock output		Provided	None	Provided	
Buzzer output		Provided	None	Provided	
Vectored interrupt	Internal	10	8	11	
source	External	4	4	4	
Test input		Provided	None	Provided	
Package		80-pin plastic QFP (14 × 20)	100-pin plastic QFP (14 × 20)	100-pin plastic QFP (14 × 20)	
Electrical specifications and recommended soldering conditions		Refer to individual data sheet.			

Remark In addition to the above items, the configuration of the development tools also differs between the above subseries (especially between the PROM and flash memory versions). For details, refer to the user's manual of each subseries.

*

APPENDIX B DEVELOPMENT TOOLS

The following development tools are available for the development of systems which employ the μ PD780208 Subseries.

Figure B-1 shows the configuration of the development tools.

• Support for PC98-NX series

Unless otherwise specified, products supported by IBM PC/ATTM compatible machines can be used for PC98-NX series computers. When using PC98-NX series computers, refer to the description for IBM PC/AT compatible machines.

Windows

Unless otherwise specified, "Windows" means the following OSs.

- Windows 3.1
- Windows 95
- Windows 98
- Windows 2000
- Windows NTTM Ver. 4.0





Figure B-1. Configuration of Development Tools

- Notes 1. The C library source file is not included in the software package.
 - 2. The Project Manager is included in the assembler package.
 The Project Manager is only used for Windows.

B.1 Software Package

SP78K0	This package contains various software tools for 78K/0 Series development.
Software package	The following tools are included.
	RA78K0, CC78K0, ID78K0-NS, SM78K0, and various device files
	Part Number: μSxxxSP78K0

Remark xxxx in the part number differs depending on the OS used.



B.2 Language Processing Software

RA78K0 Assembler package	This assembler converts programs written in mnemonics into object codes executable with a microcontroller. Further, this assembler is provided with functions capable of automatically creating symbol tables and branch instruction optimization. This assembler should be used in combination with a device file (DF780208) (sold separately). Caution when using RA78K0 in PC environment> This assembler package is a DOS-based application. It can also be used in Windows, however, by using the Project Manager (included in assembler package) in Windows. Part Number: \$\mu \$\mu \text{\$\mu \text{\$\
CC78K0 C compiler package	This compiler converts programs written in C language into object codes executable with a microcontroller. This compiler should be used in combination with an assembler package and device file (both sold separately). Caution when using CC78K0 in PC environment> This C compiler package is a DOS-based application. It can also be used in Windows, however, by using the Project Manager (included in assembler package) in Windows.
DF780208 ^{Note 1} Device file	Part Number: μSxxxCC78K0 This file contains information peculiar to the device. This device file should be used in combination with tools (RA78K0, CC78K0, SM78K0, ID78K0-NS, ID78K0, and RX78K0) (sold separately). The corresponding OS and host machine differ depending on the tool used.
CC78K0-LNote 2 C library source file	Part Number: μSxxxxDF780208 This is a source file of functions configuring the object library included in the C compiler package. This file is required to match the object library included in C compiler package to the user's specifications. It does not depend on the operating environment because it is a source file. Part Number: μSxxxxCC78K0-L

Notes 1. The DF780208 can be used in common with the RA78K0, CC78K0, SM78K0, ID78K0-NS, ID78K0, and RX78K0.

2. CC78K0-L is not included in the software package (SP78K0).

 $\textbf{Remark} \quad \times\!\!\times\!\!\times\! \text{ in the part number differs depending on the host machine and OS used.}$

 $\mu \mathsf{S} \times \times \times \mathsf{RA78K0} \\ \mu \mathsf{S} \times \times \times \mathsf{CC78K0}$

- xxxx	Host Machine	os	Supply Medium
AB13	PC-9800 series,	Windows (Japanese version)	3.5-inch 2HD FD
BB13	IBM PC/AT and compatibles	Windows (English version)	
AB17		Windows (Japanese version)	CD-ROM
BB17		Windows (English version)	
3P17	HP9000 series 700 TM	HP-UX TM (Rel. 10.10)	
3K17	SPARCstation TM	SunOS TM (Rel. 4.1.4), Solaris TM (Rel. 2.5.1)	

 $\mu \text{S} \times \times \times \text{DF780208} \\ \mu \text{S} \times \times \times \times \text{CC78K0-L}$

××××	Host Machine	OS	Supply Medium
AB13	PC-9800 series,	Windows (Japanese version)	3.5-inch 2HD FD
BB13	IBM PC/AT and compatibles	Windows (English version)	
3P16	HP9000 series 700	HP-UX (Rel. 10.10)	DAT
3K13	SPARCstation	SunOS (Rel. 4.1.4),	3.5-inch 2HD FD
3K15		Solaris (Rel. 2.5.1)	1/4-inch CGMT

B.3 Control Software

Project Manager	This is control software designed to enable efficient user program development in the
	Windows environment. All operations used in development of a user program, such as
	starting the editor, building, and starting the debugger, can be performed from the Project
	Manager.
	<caution></caution>
	The Project Manager is included in the assembler package (RA78K0).
	It can only be used in Windows.

B.4 PROM Programming Tools


B.4.1 Hardware

PG-1500 PROM programmer	This PROM programmer allows users to encode the PROM in single-chip microcontrollers stand-alone or using a host machine. This requires connection of the accompanying board and separately-sold PROM programmer adapter to the PROM programmer. Besides internal PROMs, general discrete PROM devices whose capacities range from 256 Kb to 4 Mb can be programmed.
PA-78P0208GF PROM programmer adapter	This PROM programmer adapter is for the μ PD78P0208 and should be connected to the PG-1500. This adapter is for a 100-pin plastic QFP (GF-3BA type).

B.4.2 Software

PG-1500 controller	This software allows users to control the PG-1500 from a host machine which is connected to the PG-1500 via serial/parallel interface cable(s).
	Part Number: µSxxxPG1500

Remark xxxx in the part number differs depending on the host machine and OS used.



- **Notes 1.** Although a task swap function is incorporated in MS-DOS Ver. 5.0 or later, this function cannot be used with the above software.
 - 2. The following OSs for IBM PCs are supported (Ver. 5.0 or later of MS-DOS has a task swap function, but this function cannot be used with the above software).

os	Version
PC DOS	Ver.5.02 to Ver.6.3 J6.1/V to J6.3/V (Only the English version is supported.)
MS-DOS	Ver.5.0 to Ver.6.22 5.0/V to 6.2/V (Only the English version is supported.)
IBM DOS TM	J5.02/V (Only the English version is supported.)

B.5 Debugging Tools (Hardware)

B.5.1 When using in-circuit emulator IE-78K0-NS, IE-78K0-NS-A

IE-78K0-NS In-circuit emulate	or	The in-circuit emulator serves to debug hardware and software when developing application systems using a 78K/0 Series product. It can be used with an integrated debugger (ID78K0-NS). This emulator should be used in combination with a power supply unit, emulation probe, and interface adapter, which is required to connect this emulator to the host machine.
IE-78K0-NS-PA Performance box	ard	This board is used for extending the IE-78K0-NS functions. With the addition of this board, the addition of a coverage function, enhancement of tracer and timer functions, and other such debugging function enhancements are possible.
IE-78K0-NS-A In-circuit emulate	or	In-circuit emulator that combines the IE-78K0-NS and IE-78K0-NS-PA
IE-70000-MC-PS Power supply ur		This adapter is used for supplying power from a 100 to 240 V AC outlet.
IE-70000-98-IF-0 Interface adapte		This adapter is required when using a PC-9800 series computer (except notebook type) as the IE-78K0-NS host machine (C bus compatible).
IE-70000-CD-IF- PC card interfac		This is the PC card and interface cable required when using a notebook-type computer as the IE-78K0-NS host machine (PCMCIA socket compatible).
IE-70000-PC-IF- Interface adapte		This adapter is required when using an IBM PC/AT compatible computer as the IE-78K0-NS host machine (ISA bus compatible).
IE-70000-PCI-IF-A Interface adapter		This adapter is required when using a PC with a PCI bus as the IE-78K0-NS host machine.
IE-780208-NS-E Emulation board		This board emulates the operations of the peripheral hardware peculiar to a device. It should be used in combination with an in-circuit emulator.
NP-100GF-TQ NP-H100GF-TQ Emulation probe		This probe is used to connect the in-circuit emulator to the target system and is designed for a 100-pin plastic QFP (GF-3BA type). It should be used in combination with the TGF-100RBP.
	TGF-100RBP Conversion adapter	This conversion socket connects the NP-100GF-TQ or NP-H100GF-TQ to the target system board designed to mount a 100-pin plastic QFP (GF-3BA type).
NP-100GF Emulation probe		This probe is used to connect the in-circuit emulator to the target system and is designed for a 100-pin plastic QFP (GF-3BA type).
	EV-9200GF-100 Conversion socket (See Figures B-2 and B-3)	This conversion socket connects the NP-100GF to the target system board designed to mount a 100-pin plastic QFP (GF-3BA type).

Remarks 1. NP-100GF, NP-100GF-TQ, and NP-H100GF-TQ are products of Naito Densei Machida Mfg. Co., Ltd.

Contact: Naito Densei Machida Mfg. Co., Ltd. +81-45-475-4191

2. TGF-100RBP is a product of TOKYO ELETECH CORPORATION.

Inquiry: Daimaru Kogyo, Ltd. Phone: Tokyo Electronics Dept. +81-3-3820-7112
Osaka Electronics 2nd Dept. +81-6-6244-6672

- 3. The EV-9200GF-100 is sold in a set of five units.
- 4. The TGF-100RBP is sold in single units.

B.5.2 When using in-circuit emulator IE-78001-R-A

IE-78001-R-A In-circuit emulator		This is an in-circuit emulator for debugging the hardware and software when an application system using the 78K/0 Series is developed. It can be used with an integrated debugger (ID78K0). This emulator is used with an emulation probe and interface adapter for connecting a host machine.
IE-70000-98-IF-0		This adapter is necessary when a PC-9800 series PC (except notebook type) is used as the host machine for the IE-78001-R-A (C bus compatible).
IE-70000-PC-IF- Interface adapte		This adapter is necessary when an IBM PC/AT or compatible machine is used as the host machine for the IE-78001-R-A (ISA bus compatible).
IE-780208-R-EM Emulation board		This board is used with an in-circuit emulator to emulate device-specific peripheral hardware.
EP-78064GF-R Emulation probe		This probe is for a 100-pin plastic QFP (GF-3BA type) and connects an in-circuit emulator and the target system.
	EV-9200GF-100 Conversion socket (See Figures B-2 and B-3)	This conversion socket connects the board of the target system created to mount a 100-pin plastic QFP (GF-3BA type) and EP-78064GF-R.

Remark The EV-9200GF-100 is sold in a set of five units.

B.6 Debugging Tools (Software)

SM78K0	This is a system simulator for the 78K/0 Series. The SM78K0 is Windows-based		
System simulator	software.		
	It is used to perform debugging at the C source level or assembler level while simulating		
	the operation of the target system on a host machine.		
	Use of the SM78K0 allows the execution of application logical testing and performance		
	testing on an independent basis from hardware development, thereby providing high development efficiency and software quality.		
	The SM78K0 should be used in combination with a device file (DF780208) (sold		
	separately).		
	Part Number: μSxxxxSM78K0		
ID78K0-NS	This debugger supports the in-circuit emulators for the 78K/0 Series. The		
Integrated debugger	ID78K0-NS is Windows-based software.		
(supporting in-circuit emulators	It has improved C-compatible debugging functions and can display the results of		
IE-78K0-NS and IE-78K0-NS-A)	tracing with the source program using an integrating window function that associates		
ID78K0	the source program, disassemble display, and memory display with the trace result.		
Integrated debugger	It should be used in combination with a device file (sold separately).		
(supporting in-circuit emulator	Part Number: μS××××ID78K0-NS		
IE-78001-R-A)	μS××××ID78K0		

 $\textbf{Remark} \quad \times\!\!\times\!\!\times\! \text{ in the part number differs depending on the host machine and OS used.}$

 $\begin{array}{c} \mu \text{S} \times \times \times \text{SM78K0} \\ \mu \text{S} \times \times \times \text{ID78K0-NS} \\ \mu \text{S} \times \times \times \text{ID78K0} \\ \end{array}$

××××	Host Machine	OS	Supply Medium
AB13	PC-9800 series,	Windows (Japanese version)	3.5-inch 2HD FD
BB13	IBM PC/AT and compatibles	Windows (English version)	
AB17		Windows (Japanese version)	CD-ROM
BB17		Windows (English version)	


B.7 Embedded Software

BB13

RX78K0	The RX78K0 is a real-time OS conforming to the μ ITRON specifications.
Real-time OS	A tool (configurator) for generating the nucleus of the RX78K0 and multiple information
	tables is supplied.
	Used in combination with an assembler package (RA78K0) and device file (DF780208)
	(both sold separately).
	<caution environment="" in="" pc="" rx78k0="" using="" when=""></caution>
	The real-time OS is a DOS-based application. It should be used in the DOS prompt when
	using in Windows.
	Part Number: μSxxxRX78013-ΔΔΔΔ

Caution When purchasing the RX78K0, fill in the purchase application form in advance and sign the user agreement.

Remark $\times\!\times\!\times\!\times$ and $\Delta\Delta\Delta\Delta$ in the part number differ depending on the host machine and OS used.



Windows (English version)

B.8 Method for Upgrading from Former In-Circuit Emulator for 78K/0 Series to IE-78001-R-A

If you already have a former in-circuit emulator for 78K/0 Series microcontrollers (IE-78000-R or IE-78000-R-A), that in-circuit emulator can operate as an equivalent to the IE-78001-R-A by replacing its internal break board with the IE-78001-R-BK.


Table B-1. Method for Upgrading from Former In-Circuit Emulator for 78K/0 Series to IE-78001-R-A

In-Circuit Emulator Owned	In-Circuit Emulator Cabinet System-Up ^{Note}	Board to Be Purchased
IE-78000-R	Required	IE-78001-R-BK
IE-78000-R-A	Not required	

Note For upgrading a cabinet, send your in-circuit emulator to NEC Electronics.

B.9 Conversion Socket (EV-9200GF-100) Package Drawing and Recommended Footprint


Figure B-2. EV-9200GF-100 Package Drawing (for Reference Purposes only)



EV-9200GF-100-G0

ITEM	MILLIMETERS	INCHES
Α	24.6	0.969
В	21	0.827
С	15	0.591
D	18.6	0.732
Е	4-C 2	4-C 0.079
F	0.8	0.031
G	12.0	0.472
Н	22.6	0.89
I	25.3	0.996
J	6.0	0.236
K	16.6	0.654
L	19.3	076
М	8.2	0.323
N	8.0	0.315
0	2.5	0.098
Р	2.0	0.079
Q	0.35	0.014
R	φ2.3	φ0.091
S	φ1.5	φ0.059

Figure B-3. Recommended Footprint for EV-9200GF-100 (for Reference Purposes only)



EV-9200GF-100-P1

ITEM	MILLIMETERS	INCHES
Α	26.3	1.035
В	21.6	0.85
С	$0.65\pm0.02 \times 29=18.85\pm0.05$	$0.026^{+0.001}_{-0.002} \times 1.142 = 0.742^{+0.002}_{-0.002}$
D	0.65±0.02 × 19=12.35±0.05	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
Е	15.6	0.614
F	20.3	0.799
G	12±0.05	$0.472^{+0.003}_{-0.002}$
Н	6±0.05	$0.236^{+0.003}_{-0.002}$
I	0.35±0.02	$0.014^{+0.001}_{-0.001}$
J	φ2.36±0.03	ϕ 0.093 $^{+0.001}_{-0.002}$
K	φ2.3	φ0.091
L	φ1.57±0.03	ϕ 0.062 $^{+0.001}_{-0.002}$

Caution The dimensions of the mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html).

B.10 Notes on Target System Design


The following shows the conditions when connecting the emulation probe to the conversion adapter. Follow the configuration below and consider the shape of parts to be mounted on the target system when designing a system.

Among the products described in this appendix, the NP-100GF-TQ and NP-H100GF-TQ are products of Naito Densei Machida Mfg. Co., Ltd., and the TGF-100RBP is a product of TOKYO ELETECH CORPORATION.

Table B-2. Distance Between IE System and Conversion Adapter

Emulation Probe	Conversion Adapter	Distance Between IE System and Conversion Adapter
NP-100GF-TQ	TGF-100RBP	170 mm
NP-H100GF-TQ		370 mm

Figure B-4. Distance Between IE System and Conversion Adapter



Note Distance when the NP-100GF-TQ is used. When the NP-H100GF-TQ is used, the distance is 370 mm.

Emulation board IE-780208-NS-EM1

Emulation probe NP-100GF-TQ


Conversion adapter TGF-100RBP

27.5 mm Pin 1 21 mm

40 mm 34 mm

Figure B-5. Connection Conditions of Target System (When NP-100GF-TQ Is Used)

Figure B-6. Connection Conditions of Target System (When NP-H100GF-TQ Is Used)



APPENDIX C REGISTER INDEX

C.1 Register Index (by Register Name)

[A]

A/D conversion result register (ADCR) ... 192

A/D converter input select register (ADIS) ... 196

A/D converter mode register (ADM) ... 194

Automatic data transmit/receive address pointer (ADTP) ... 259

Automatic data transmit/receive control register (ADTC) ... 263, 274

Automatic data transmit/receive interval specification register (ADTI) ... 265, 275

[D]

Display mode register 0 (DSPM0) ... 104, 303

Display mode register 1 (DSPM1) ... 107, 303

Display mode register 2 (DSPM2) ... 304

[E]

8-bit compare register (CR10, CR20) ... 153

8-bit timer mode control register (TMC1) ... 155

8-bit timer output control register (TOC1) ... 156

8-bit timer register 1 (TM1) ... 153

8-bit timer register 2 (TM2) ... 153

External interrupt mode register (INTM0) ... 133, 343

[I]

Internal expansion RAM size switching register (IXS) ... 374

Internal memory size switching register (IMS) ... 372

Interrupt mask flag register 0H (MK0H) ... 341, 358

Interrupt mask flag register 0L (MK0L) ... 341

Interrupt request flag register 0H (IF0H) ... 340, 358

Interrupt request flag register 0L (IF0L) ... 340

Interrupt timing specification register (SINT) ... 216, 235, 252

[0]

Oscillation stabilization time select register (OSTS) ... 360

[P]

Port 0 (P0) ... 83

Port 1 (P1) ... 85

Port 2 (P2) ... 86

Port 3 (P3) ... 88

Port 7 (P7) ... 89

Port 8 (P8) ... 90

Port 9 (P9) ... 91

Port 10 (P10) ... 92

```
Port 11 (P11) ... 93
Port 12 (P12) ... 94
Port mode register 0 (PM0) ... 95
Port mode register 1 (PM1) ... 95
Port mode register 2 (PM2) ... 95
Port mode register 3 (PM3) ... 95, 132, 157, 185, 189
Port mode register 7 (PM7) ... 95
Port mode register 10 (PM10) ... 95
Port mode register 11 (PM11) ... 95
Port mode register 12 (PM12) ... 95
Priority specification flag register 0H (PR0H) ... 342
Priority specification flag register 0L (PR0L) ... 342
Processor clock control register (PCC) ... 102
Program status word (PSW) ... 60, 346
Pull-up resistor option register (PUO) ... 97
[8]
Sampling clock select register (SCS) ... 134, 344
Serial bus interface control register (SBIC) ... 214, 220, 233, 251
Serial I/O shift register 0 (SIO0) ... 209
Serial I/O shift register 1 (SIO1) ... 259
Serial operating mode register 0 (CSIM0) ... 211, 218, 232, 250
Serial operating mode register 1 (CSIM1) ... 262, 269, 273
16-bit capture register (CR01) ... 126
16-bit compare register (CR00) ... 126
16-bit timer mode control register (TMC0) ... 129
16-bit timer output control register (TOC0) ... 131
16-bit timer register (TM0) ... 126
16-bit timer register (TMS) ... 153
Slave address register (SVA) ... 209
[T]
Timer clock select register 0 (TCL0) ... 127, 183
Timer clock select register 1 (TCL1) ... 153
Timer clock select register 2 (TCL2) ... 169, 177, 187
Timer clock select register 3 (TCL3) ... 211, 261
[W]
```

Watch timer mode control register (TMC2) ... 172 Watchdog timer mode register (WDTM) ... 179

C.2 Register Index (by Register Symbol)

P12:

Port 12 ... 94

[A] ADCR: A/D conversion result register ... 192 ADIS: A/D converter input select register ... 196 ADM: A/D converter mode register ... 194 ADTC: Automatic data transmit/receive control register ... 263, 274 ADTI: Automatic data transmit/receive interval specification register ... 265, 275 ADTP: Automatic data transmit/receive address pointer ... 259 [C] CR00: 16-bit compare register ... 126 CR01: 16-bit capture register ... 126 CR10: 8-bit compare register ... 153 CR20: 8-bit compare register ... 153 CSIM0: Serial operating mode register 0 ... 211, 218, 232, 250 CSIM1: Serial operating mode register 1 ... 262, 269, 273 [D] DSPM0: Display mode register 0 ... 104, 303 DSPM1: Display mode register 1 ... 107, 303 DSPM2: Display mode register 2 ... 304 [1] IF0H: Interrupt request flag register 0H ... 340, 358 IF0L: Interrupt request flag register 0L ... 340 IMS: Internal memory size switching register ... 372 INTM0: External interrupt mode register ... 133, 343 IXS: Internal expansion RAM size switching register ... 374 [M]MK0H: Interrupt mask flag register 0H ... 341, 358 MK0L: Interrupt mask flag register 0L ... 341 [0] OSTS: Oscillation stabilization time select register ... 360 [P] P0: Port 0 ... 83 P1: Port 1 ... 85 Port 2 ... 86 P2: P3: Port 3 ... 88 Port 7 ... 89 P7: Port 8 ... 90 P8: Port 9 ... 91 P9: P10: Port 10 ... 92 Port 11 ... 93 P11:

PCC: Processor clock control register ... 102 PM0: Port mode register 0 ... 95 PM1: Port mode register 1 ... 95 PM2: Port mode register 2 ... 95 PM3: Port mode register 3 ... 95, 132, 157, 185, 189 PM7: Port mode register 7 ... 95 PM10: Port mode register 10 ... 95 PM11: Port mode register 11 ... 95 PM12: Port mode register 12 ... 95 PR0H: Priority specification flag register 0H ... 342 PR0L: Priority specification flag register 0L ... 342 PSW: Program status word ... 60, 346 PUO: Pull-up resistor option register ... 97 [S] SBIC: Serial bus interface control register ... 214, 220, 233, 251 SCS: Sampling clock select register ... 134, 344 SINT: Interrupt timing specification register ... 216, 235, 252 SIO0: Serial I/O shift register 0 ... 209 SIO1: Serial I/O shift register 1 ... 259 SVA: Slave address register ... 209 [T] TCL0: Timer clock select register 0 ... 127, 183 TCL1: Timer clock select register 1 ... 153 TCL2: Timer clock select register 2 ... 169, 177, 187 TCL3: Timer clock select register 3 ... 211, 261 TM0: 16-bit timer register ... 126 TM1: 8-bit timer register 1 ... 153 TM2: 8-bit timer register 2 ... 153 TMC0: 16-bit timer mode control register ... 129 TMC1: 8-bit timer mode control register ... 155 TMC2: Watch timer mode control register ... 172 TMS: 16-bit timer register ... 153 TOC0: 16-bit timer output control register ... 131 TOC1: 8-bit timer output control register ... 156 [W]

WDTM: Watchdog timer mode register ... 179

APPENDIX D REVISION HISTORY

Here is the revision history of this manual. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.

(1/2)

Edition	Revisions from Previous Edition	Applied to:
Second	 The following products are already developed: μPD780204GF-xxx-3BA, μPD780205GF-xxx-3BA, μPD78P0208GF-xxx-3BA, μPD78P0208KL-T Addition of the μPD780206 and 780208 	Throughout
	Change the power supply voltage values in 1.1 Features and 1.7 Function Outline	CHAPTER 1 OUTLINE
	Addition of the μ PD78018F, 78018FY, 78078, 78078Y, 78083, and 780208 Subseries on 1.5 78K/0 Series Expansion	
	Addition of Caution about the condition of input leak current in 4.2.5 Port 7	CHAPTER 4 PORT FUNCTIONS
	Addition of Note on Table 4-3 Port Mode Register and Output Latch Setting when Alternate Function is Used	
	Addition of 1/2 frequency divider on Figure 5-1 Clock Generator Block Diagram	CHAPTER 5 CLOCK GENERATOR
	Addition of Note and Caution on Figure 9-3 Watchdog Timer Mode Register Format	CHAPTER 9 WATCHDOG TIMER
	Deletion of CHAPTER 10 6-BIT UP/DOWN COUNTER	CHAPTER 10 6-BIT UP/DOWN COUNTER
Addition of Caution when using standby function on Figure 12-2 A/D Converter Mode Register Format		CHAPTER 12 A/D CONVERTER
	Addition of Figure 12-11 AVDD Pin Connection	
	Addition of Caution on 14.4.3 (3) (d) Busy control option	CHAPTER 14 SERIAL INTERFACE CHANNEL 1
	Correction of APPENDIX A DEVELOPMENT TOOLS	APPENDIX A DEVELOPMENT TOOLS
Third	The following products are already developed: μ PD780206GF-xxx-3BA, μ PD780208GF-xxx-3BA	Throughout
	Addition of Quality Grade	CHAPTER 1 OUTLINE
	Correction of block diagrams of ports 2, 3, and 10 to 12	CHAPTER 4 PORT FUNCTIONS
	Change Caution when the external clock is input	CHAPTER 5 CLOCK GENERATOR
	Addition of Caution about changing operation mode of serial interface channel 0	CHAPTER 13 SERIAL
	Correction of Note on bit 7 (BSYE) of serial bus interface control register (SBIC)	INTERFACE CHANNEL 0
	Addition of explanation of bus release signal, command signal, address, command, data, acknowledge signal, busy signal, and ready signal to the "Definition of SBI"	
	Addition of Caution for the case that SB0 (SB1) line is changed when the $\overline{\text{SCK0}}$ line is in high level in SBI mode	

(2/2)

Edition	Revisions from Previous Edition	Applied to:
Third	Correction of Cautions when the STOP mode is set	CHAPTER 17 STANDBY FUNCTION
	Addition of APPENDIX A DIFFERENCES AMONG μ PD78044H, 780228, AND 780208 SUBSERIES	APPENDIX A DIFFERENCES AMONG μPD78044H, 780228, AND 780208 SUBSERIES
Fourth	Addition of the following products to target products • μPD780204A • μPD780205A Deletion of the following package from target products • μPD78P0208KL-T (100-pin ceramic WQFN)	Throughout
	Update of 1.6 78K/0 Series Lineup Addition of Note in 1.8 Overview of Functions Addition of Caution in Table 1-1 Mask Options in Mask ROM Versions	CHAPTER 1 OUTLINE
	Addition of 2.2.12 VLOAD Modification of Table 2-1 Types of Pin I/O Circuits	CHAPTER 2 PIN FUNCTIONS
	Addition of Caution in 3.1 Memory Space Modification of Note in Table 3-3 Special-Function Register List	CHAPTER 3 CPU ARCHITECTURE
	 Addition of Caution in 4.2.6 Port 8 Addition of Caution in 4.2.7 Port 9 Addition of Caution in 4.2.8 Port 10 Addition of Caution in 4.2.9 Port 11 Addition of Caution in 4.2.10 Port 12 	CHAPTER 4 PORT FUNCTIONS
	Addition of Note in Figure 5-3 Format of Processor Clock Control Register	CHAPTER 5 CLOCK GENERATOR
	Modification of Caution in Figure 6-8 Format of External Interrupt Mode Register Modification of 6.6 (5) Valid edge setting	CHAPTER 6 16-BIT TIMER/EVENT COUNTER
	Modification of Caution in Figure 8-2 Format of Timer Clock Select Register 2	CHAPTER 8 WATCH TIMER
	Modification of Caution in Figure 9-2 Format of Timer Clock Select Register 2	CHAPTER 9 WATCHDOG TIMER
	Modification of Caution in Figure 11-2 Format of Timer Clock Select Register 2	CHAPTER 11 BUZZER OUTPUT CONTROLLER
	 Addition of Caution in Figure 16-2 Format of Interrupt Request Flag Register Modification of Caution in Figure 16-5 Format of External Interrupt Mode Register 	CHAPTER 16 INTERRUPT AND TEST FUNCTIONS
	Addition of description in Table 17-1 HALT Mode Operating Status Addition of description in Table 17-3 STOP Mode Operating Status	CHAPTER 17 STANDBY FUNCTION
	Modification of Table 19-2 Internal Memory Size Switching Register Setting Values	CHAPTER 19 μPD78P0208
	• Modification of description in Table A-1 Major Differences Between μ PD78044H, 780228, and 780208 Subseries	APPENDIX A DIFFERENCES BETWEEN μPD78044H, 780228, AND 780208 SUBSERIES
	Modification of description	APPENDIX B DEVELOPMENT TOOLS