User's Manual



V850E/IA2[™]

32-Bit Single-Chip Microcontrollers

Hardware

μ**PD703114** μ**PD70F3114**

Document No. U15195EJ3V0UD00 (3rd edition) Date Published December 2002 N CP(K)

© NEC Electronics Corporation 2001 Printed in Japan

[MEMO]

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

V850 Series, V850E/IA1, and V850E/IA2 are trademarks of NEC Electronics Corporation. Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries. These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

License not needed:

μ PD70F3114

The customer must judge the need for license: μ PD703114

- The information in this document is current as of July, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
 property rights of third parties by or arising from the use of NEC Electronics products listed in this document
 or any other liability arising from the use of such NEC Electronics products. No license, express, implied or
 otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or
 others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact NEC Electronics sales representative in advance to determine NEC Electronics's willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics America
Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288

NEC Electronics (Europe) GmbH Duesseldorf, Germany Tel: 0211-65 03 01 Fax: 0211-65 03 327

• Sucursal en España Madrid, Spain Tel: 091-504 27 87 Fax: 091-504 28 60

• Succursale Française Vélizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

, Inc. (U.S.) • Filiale Italiana Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

> • Branch The Netherlands Eindhoven, The Netherlands Tel: 040-244 58 45 Fax: 040-244 45 80

• Tyskland Filial Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

• United Kingdom Branch Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Shanghai, Ltd. Shanghai, P.R. China Tel: 021-6841-1138 Fax: 021-6841-1137

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377

Fax: 02-2719-5951

NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 6253-8311 Fax: 6250-3583

Major Revisions in This Edition

Page	Description
Throughout	Addition of 100-pin plastic QFP (14 \times 20) package
p. 26	Addition of Table 1-2 Differences Between V850E/IA1 and V850E/IA2 Register Setting Values
p. 82	Modification of description in 4.2.1 Pin status during internal ROM, internal RAM, and on-chip peripheral I/O access
p. 84	Addition of Caution to 4.3.1 (1) Chip area select control registers 0, 1 (CSC0, CSC1)
р. 101	Modification and deletion of description in 4.9.1 Program space
p. 109	Addition of description to 6.3.1 (1) DMA source address registers 0H to 3H (DSA0H to DSA3H)
p. 111	Addition of description to 6.3.2 (1) DMA destination address registers 0H to 3H (DDA0H to DDA3H)
p. 114	Addition of description and Caution to 6.3.4 DMA addressing control registers 0 to 3 (DADC0 to DADC3)
p. 116	Addition of description and Caution to and modification of bit description in 6.3.5 DMA channel control registers 0 to 3 (DCHC0 to DCHC3)
p. 117	Addition of description to 6.3.6 DMA disable status register (DDIS)
р. 117	Addition of description to 6.3.7 DMA restart register (DRST)
p. 126	Addition of Caution to 6.6.1 Two-cycle transfer
р. 130	Addition of description to Remark in 6.13 Forcible Termination
р. 130	Modification of description in 6.14 (3) Times related to DMA transfer
p. 146	Addition of Caution to 7.3.4 Interrupt control register (xxICn)
p. 150	Addition of Caution to 7.3.6 In-service priority register (ISPR)
p. 168	Modification of description in Figure 7-14 Pipeline Operation at Interrupt Request Acknowledgement (Outline)
p. 196	Modification of description in Table 9-2 Operation Modes of Timer 0
p. 226	Modification of description in Table 9-4 Operation Modes Timer 0 (TM0n)
p. 227	Modification of description in Remark in 9.1.6 (2) PWM mode 0: Triangular wave modulation (right-left symmetric waveform control)
pp. 230, 231, 233 to 238, 242, 243, 245 to 260, 264, 265, 267 to 274	Modification of Figures 9-15, 9-17 to 9-20, 9-22 to 9-30, and 9-32 to 9-35
p. 395	Modification of maximum transfer rate in 10.2.1 Features
p. 422	Addition of description to Table 10-3 Baud Rate Generator Setting Data
p. 534	Addition of Caution to 12.2 (1) Functions of each port
p. 589	Addition of description to 15.2 (2) Off-board programming
p. 595	Addition of CHAPTER 16 ELECTRICAL SPECIFICATIONS
p. 619	Addition of CHAPTER 17 PACKAGE DRAWING
p. 621	Addition of CHAPTER 18 RECOMMENDED SOLDERING CONDITIONS
p. 623	Addition of APPENDIX A NOTES ON TARGET SYSTEM DESIGN
p. 639	Modification of description in C.2 Instruction Set (Alphabetical Order)
p. 643	Addition of APPENDIX D INDEX
p. 651	Addition of APPENDIX E REVISION HISTORY

The mark \star shows major revised points.

PREFACE

Readers		rs who wish to understand the functions of the and design application systems using it.
Purpose	This manual is intended to give us the V850E/IA2 shown in the Organ	ers an understanding of the hardware functions of ization below.
Organization	This manual is divided into two ((V850E1 Architecture User's Man	parts: Hardware (this manual) and Architecture I ual).
	Hardware Pin functions CPU function On-chip peripheral functions Flash memory programming Electrical specifications 	Architecture • Data type • Register set • Instruction format and instruction set • Interrupts and exceptions • Pipeline operation
How to Read This Manual	 It is assumed that the readers of the electrical engineering, logic circuits, To find the details of a register where the operation of a register where the operation of a register to appendix b register to a register the operation of a register to a register the operation of a register to a	nere the name is known
	 To find the details of a function, e → Refer to APPENDIX D INDEX. 	tc. where the name is known
	 To understand the details of an in	
	 To know details of the electrical s → Refer to CHAPTER 16 ELECT 	-
	 To understand the overall function → Read this manual according to 	
	reserved word in the device file	umber is in angle brackets (<>) is defined as a e. each register describes 0 or 1, other values are

Conventions

Data significance:	Higher digits on the left and lower digits on the right
Active low representation:	xxx (overscore over pin or signal name)
Memory map address:	Top: higher, bottom: lower
Note:	Footnote for item marked with Note in the text
Caution:	Information requiring particular attention
Remark:	Supplementary information
Numeric representation:	Binary xxxx or xxxxB
	Decimal xxxx
	Hexadecimal xxxxH
Prefix indicating power of 2 (a	ddress space, memory capacity):
	K (kilo): 2 ¹⁰ = 1,024
	M (mega): 2 ²⁰ = 1,024 ²
	G (giga): 2 ³⁰ = 1,024 ³
Data type:	Word 32 bits
	Halfword 16 bits
	Byte 8 bits

Related Documents

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to V850E/IA2

Document Name	Document No.
V850E1 Architecture User's Manual	U14559E
V850E/IA2 Hardware User's Manual	This manual
V850E/IA1 [™] , V850E/IA2 AC Motor Inverter Control Using Vector Operation Application Note	U14868E

Documents related to development tools (user's manuals)

Document Na	ame	Document No.
IE-V850E-MC, IE-V850E-MC-A (In-Circu	uit Emulator)	U14487E
IE-703114-MC-EM1 (In-Circuit Emulator	Option Board)	To be prepared
CA850 Ver.2.40 or Later C Compiler	Operation	U15024E
Package	C Language	U15025E
	Project Manager	U15026E
	Assembly Language	U15027E
ID850 Ver.2.40 Integrated Debugger	Operation Windows [™] Based	U15181E
SM850 Ver.2.40 System Simulator	Operation Windows Based	U15182E
SM850 Ver.2.00 or Later System Simulator	External Part User Open Interface Specifications	U14873E
RX850 Ver.3.13 or Later Real-Time OS	Basics	U13430E
	Installation	U13410E
	Technical	U13431E
RX850 Pro Ver.3.13 Real-Time OS	Basics	U13773E
	Installation	U13774E
	Technical	U13772E
RD850 Ver.3.01 Task Debugger		U13737E
RD850 Pro Ver.3.01 Task Debugger		U13916E
AZ850 Ver.3.0 System Performance Ana	alyzer	U14410E
PG-FP3 Flash Memory Programmer		U13502E
PG-FP4 Flash Memory Programmer		U15260E

CONTENTS

CHAPTE	R 1 INTRODUCTION	.25
1.1	Outline	25
1.2	Features	27
1.3	Application Fields	28
1.4	Ordering Information	28
1.5	Pin Configuration (Top View)	29
1.6	Configuration of Function Block	32
	1.6.1 Internal block diagram	32
	1.6.2 Internal units	33
	R 2 PIN FUNCTIONS	
2.1	List of Pin Functions	
2.2	Pin Status	
2.3	Description of Pin Functions	
2.4	Types of Pin I/O Circuits and Connection of Unused Pins Pin I/O Circuits	
2.5	Pin VO Circuits	52
СНАРТЕ	R 3 CPU FUNCTION	.53
3.1	Features	53
3.2	CPU Register Set	54
	3.2.1 Program register set	55
	3.2.2 System register set	56
3.3	Operation Modes	58
	3.3.1 Operation modes	58
	3.3.2 Operation mode specification	59
3.4	Address Space	60
	3.4.1 CPU address space	60
	3.4.2 Image	61
	3.4.3 Wrap-around of CPU address space	62
	3.4.4 Memory map	63
	3.4.5 Area	64
	3.4.6 External memory expansion	68
	3.4.7 Recommended use of address space	69
	3.4.8 On-chip peripheral I/O registers	71
	3.4.9 Specific registers	
	3.4.10 System wait control register (VSWC)	81
	3.4.11 Cautions	81
CHAPTE	R 4 BUS CONTROL FUNCTION	82
4.1	Features	
4.2	Bus Control Pins	
	4.2.1 Pin status during internal ROM, internal RAM, and on-chip peripheral I/O access	
4.3	Memory Block Function.	
-	4.3.1 Chip select control function	
4.4	Bus Cycle Type Control Function	

4.5	Bus A	\ccess	88
	4.5.1	Number of access clocks	88
	4.5.2	Bus sizing function	89
	4.5.3	Bus width	90
4.6	Wait F	Function	96
	4.6.1	Programmable wait function	96
	4.6.2	External wait function	
	4.6.3	Relationship between programmable wait and external wait	
4.7	Idle St	tate Insertion Function	99
4.8	Bus P	Priority Order	100
4.9	Bound	dary Operation Conditions	101
	4.9.1	Program space	101
	4.9.2	Data space	101
		IEMORY ACCESS CONTROL FUNCTION	
5.1		I, External ROM, External I/O Interface	
	5.1.1	Features	
	5.1.2	SRAM, external ROM, external I/O access	103
		OMA FUNCTIONS (DMA CONTROLLER)	
6.1		res	
6.2		guration	
6.3		ol Registers	
	6.3.1	DMA source address registers 0 to 3 (DSA0 to DSA3)	
	6.3.2	DMA destination address registers 0 to 3 (DDA0 to DDA3)	
	6.3.3	DMA byte count registers 0 to 3 (DBC0 to DBC3)	
	6.3.4	DMA addressing control registers 0 to 3 (DADC0 to DADC3)	
	6.3.5	DMA channel control registers 0 to 3 (DCHC0 to DCHC3)	
	6.3.6	DMA disable status register (DDIS)	
	6.3.7	DMA restart register (DRST)	
6.4	6.3.8	DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)	
6.4		Bus States	
	6.4.1	Types of bus states	
6 5	6.4.2	DMAC bus cycle state transition	
6.5		fer Modes	
	6.5.1	Single transfer mode	
	6.5.2	Single-step transfer mode	
6.6	6.5.3 Trans	Block transfer mode fer Types	
0.0	6.6.1	Two-cycle transfer	
6.7		fer Object	
0.7	6.7.1	Transfer type and transfer object	
	6.7.1	External bus cycles during DMA transfer (two-cycle transfer)	
6.8		Channel Priorities	
6.9		Address Setting Function	
6.10		Transfer Start Factors	
6.11		ble Interruption	
6.12		Transfer End	
J			

6.13	Forcit	ole Termination	
6.14	Cautio	ons	
CHAPTE	R7 II	NTERRUPT/EXCEPTION PROCESSING FUNCTION	131
7.1	Featu	res	131
7.2	Non-M	laskable Interrupt	134
	7.2.1	Operation	135
	7.2.2	Restore	137
	7.2.3	Non-maskable interrupt status flag (NP)	138
	7.2.4	Edge detection function	138
7.3	Maska	able Interrupts	139
	7.3.1	Operation	139
	7.3.2	Restore	
	7.3.3	Priorities of maskable interrupts	142
	7.3.4	Interrupt control register (xxICn)	146
	7.3.5	Interrupt mask registers 0 to 3 (IMR0 to IMR3)	149
	7.3.6	In-service priority register (ISPR)	150
	7.3.7	Maskable interrupt status flag (ID)	151
	7.3.8	Interrupt trigger mode selection	151
7.4	Softw	are Exception	159
	7.4.1	Operation	159
	7.4.2	Restore	
	7.4.3	Exception status flag (EP)	
7.5	Excep	otion Trap	162
	7.5.1	Illegal opcode definition	
	7.5.2	Debug trap	
7.6	Multip	ble Interrupt Servicing Control	166
7.7	-	upt Response Time	
7.8	Period	ds in Which Interrupts Are Not Acknowledged	
СНАРТЕ	R 8 C	LOCK GENERATION FUNCTION	170
8.1	Featu	res	
8.2		guration	
8.3		Clock Selection	
	8.3.1	Direct mode	
	8.3.2	PLL mode	
	8.3.3	Peripheral command register (PHCMD)	
	8.3.4	Clock control register (CKC)	
	8.3.5	Peripheral status register (PHS)	
8.4		ockup	
8.5		r Save Control	
0.0	8.5.1	Overview	
	8.5.2	Control registers	
	8.5.3	HALT mode	
	8.5.4	IDLE mode	
	8.5.5	Software STOP mode	
8.6		ing Oscillation Stabilization Time	
0.0	8.6.1	Oscillation stabilization time security specification	

	8.6.2	Time base counter (TBC)	190
		IMER/COUNTER FUNCTION (REAL-TIME PULSE UNIT)	
9.1		30	
	9.1.1	Features (timer 0)	
	9.1.2	Function overview (timer 0)	
	9.1.3	Functions added to V850E/IA2	
	9.1.4	Basic configuration	
	9.1.5	Control registers	
	9.1.6	Operation	
	9.1.7	Operation timing	
9.2	Timer	1	
	9.2.1	Features (timer 1)	284
	9.2.2	Function overview (timer 1)	284
	9.2.3	Basic configuration	
	9.2.4	Control registers	292
	9.2.5	Operation	
	9.2.6	Supplementary description of internal operation	
9.3	Timer	2	313
	9.3.1	Features (timer 2)	313
	9.3.2	Function overview (timer 2)	313
	9.3.3	Basic configuration	315
	9.3.4	Control registers	321
	9.3.5	Operation	
9.4	Timer	3	355
	9.4.1	Features (timer 3)	355
	9.4.2	Function overview (timer 3)	355
	9.4.3	Function added to V850E/IA1	356
	9.4.4	Basic configuration	356
	9.4.5	Control registers	
	9.4.6	Operation	367
	9.4.7	Application examples	375
	9.4.8	Cautions	381
9.5	Timer	4	382
	9.5.1	Features (timer 4)	
	9.5.2	Function overview (timer 4)	
	9.5.3	Basic configuration	
	9.5.4	Control register	
	9.5.5	Operation	
	9.5.6	Application example	
	9.5.7	Cautions	
9.6	Timer	Connection Function	391
	9.6.1	Overview	
	9.6.2	Control register	
СНАРТІ	ER 10	SERIAL INTERFACE FUNCTION	
10.1	Featu	res	
	10.1.1	Selecting UART1 or CSI1 mode	

10.2	Asynch	nronous Serial Interface 0 (UART0)	395
	10.2.1	Features	. 395
	10.2.2	Configuration	. 396
	10.2.3	Control registers	. 398
	10.2.4	Interrupt requests	. 405
	10.2.5	Operation	. 406
	10.2.6	Dedicated baud rate generator 0 (BRG0)	. 418
	10.2.7	Cautions	
10.3	Asynch	nronous Serial Interface 1 (UART1)	
	10.3.1	Features	-
	10.3.2	Configuration	
	10.3.3	Control registers	
	10.3.4	Interrupt requests	
	10.3.5	Operation	
	10.3.6	Synchronous mode	
	10.3.7	Dedicated baud rate generator 1 (BRG1)	
10.4		d Serial Interfaces 0, 1 (CSI0, CSI1)	
	10.4.1	Features	
	10.4.2	Configuration	
	10.4.3	Control registers	
	10.4.4	Operation	
	10.4.5	Output pins	
	10.4.6	Dedicated baud rate generator 3 (BRG3)	. 495
CHAPTE	R 11 A	V/D CONVERTER	.499
11.1	Feature	95	499
11.2	Config	uration	499
11.3	Functio	ons Added to V850E/IA2	503
11.4	Contro	I Registers	504
11.5	Interru	pt Requests	514
11.6	A/D Co	nverter Operation	515
	11.6.1	A/D converter basic operation	. 515
	11.6.2	Operation modes and trigger modes	. 516
11.7	Operat	ion in A/D Trigger Mode	519
	11.7.1	Operation in select mode	. 519
	11.7.2	Operation in scan mode	
11.8	Operat	ion in A/D Trigger Polling Mode	521
	11.8.1	Operation in select mode	
	11.8.2	Operation in scan mode	
11.9	Operat	ion in Timer Trigger Mode	
	11.9.1	Operation in select mode	
	11.9.2	Operation in scan mode	
11.10	-	ion in External Trigger Mode	
		Operation in select mode	
		Operation in scan mode	
11.11	-	ion Cautions	
		Stopping A/D conversion operation	
	11 11 2	Trigger input during A/D conversion operation	. 527

	11.11.3 External or timer trigger interval	
	11.11.4 Operation in standby modes	
	11.11.5 Compare match interrupt in timer trigger mode	
	11.11.6 Timing that makes the A/D conversion result undefined	
11.12	How to Read A/D Converter Characteristics Table	529
CHAPTE	R 12 PORT FUNCTIONS	533
12.1	Features	533
12.2	Basic Configuration of Ports	533
12.3	Pin Functions of Each Port	549
	12.3.1 Port 0	549
	12.3.2 Port 1	550
	12.3.3 Port 2	552
	12.3.4 Port 3	554
	12.3.5 Port 4	556
	12.3.6 Port DH	558
	12.3.7 Port DL	
	12.3.8 Port CT	
	12.3.9 Port CM	
12.4	Noise Eliminator	566
	12.4.1 Interrupt pins	
	12.4.2 Timer 10, timer 3 input pins	
	12.4.3 Timer 2 input pins	570
	R 13 RESET FUNCTION	570
CHAPTE	R 13 RESET FUNCTION	
CHAPTE 13.1	Features	
		573
13.1	Features	573 573
13.1 13.2	Features Pin Functions	573 573
13.1 13.2 13.3	Features Pin Functions	573 573 578
13.1 13.2 13.3 CHAPTE	Features Pin Functions Initialization	573 573 578 578
13.1 13.2 13.3 CHAPTE 14.1	Features Pin Functions Initialization	573 573 578 583 583
13.1 13.2 13.3 CHAPTE 14.1 14.2	Features Pin Functions Initialization R 14 REGULATOR Features	
13.1 13.2 13.3 CHAPTE 14.1 14.2	Features Pin Functions Initialization R 14 REGULATOR Features Functional Outline	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3	Features Pin Functions Initialization R 14 REGULATOR Features Functional Outline Connection Example	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4	Features Pin Functions Initialization R 14 REGULATOR Features Functional Outline Connection Example	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4	Features Pin Functions Initialization R 14 REGULATOR Features Functional Outline Connection Example Control Register	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4 CHAPTE	Features Pin Functions Initialization R 14 REGULATOR Features Functional Outline Connection Example Control Register R 15 FLASH MEMORY (μPD70F3114).	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4 CHAPTE 15.1	Features Pin Functions Initialization R 14 REGULATOR Features Functional Outline Connection Example Control Register R 15 FLASH MEMORY (μPD70F3114) Features	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4 CHAPTE 15.1 15.2	Features Pin Functions Initialization R 14 REGULATOR Features Functional Outline Connection Example Control Register R 15 FLASH MEMORY (μPD70F3114) Features Writing Using Flash Programmer	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4 CHAPTE 15.1 15.2 15.3	Features Pin Functions Initialization R 14 REGULATOR Features Functional Outline Connection Example Control Register R 15 FLASH MEMORY (μPD70F3114) Features Writing Using Flash Programmer Programming Environment	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4 CHAPTE 15.1 15.2 15.3 15.4	Features Pin Functions Initialization Initialization IR 14 REGULATOR Features Functional Outline Connection Example Control Register IR 15 FLASH MEMORY (μPD70F3114) Features Writing Using Flash Programmer Programming Environment Communication Mode	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4 CHAPTE 15.1 15.2 15.3 15.4	Features Pin Functions Initialization Initialization IR 14 REGULATOR Features Functional Outline Connection Example Control Register IR 15 FLASH MEMORY (μPD70F3114) Features Writing Using Flash Programmer Programming Environment Communication Mode Pin Connection	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4 CHAPTE 15.1 15.2 15.3 15.4	Features Pin Functions Initialization Initialization Initialization IR 14 REGULATOR Features Functional Outline Connection Example Control Register Initialization Initialization Initialization Features Functional Outline Connection Example Control Register Initialization Ini	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4 CHAPTE 15.1 15.2 15.3 15.4	Features Pin Functions Initialization Initialization IR 14 REGULATOR Features Functional Outline Connection Example Control Register IR 15 FLASH MEMORY (μPD70F3114) Features Writing Using Flash Programmer Programming Environment Communication Mode Pin Connection 15.5.1 MODE1/VPP pin 15.5.2 Serial interface pin	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4 CHAPTE 15.1 15.2 15.3 15.4	Features Pin Functions Initialization R 14 REGULATOR Features Functional Outline Connection Example Control Register R 15 FLASH MEMORY (μPD70F3114) Features Writing Using Flash Programmer Programming Environment Communication Mode Pin Connection 15.5.1 MODE1/VPP pin 15.5.2 Serial interface pin 15.5.3 RESET pin	
13.1 13.2 13.3 CHAPTE 14.1 14.2 14.3 14.4 CHAPTE 15.1 15.2 15.3 15.4	Features Pin Functions Initialization IR 14 REGULATOR Features Functional Outline Connection Example Control Register IR 15 FLASH MEMORY (μPD70F3114) Features Writing Using Flash Programmer Programming Environment. Communication Mode Pin Connection 15.5.1 MODE1/VPP pin 15.5.2 Serial interface pin. 15.5.3 RESET pin 15.5.4 NMI pin	

15.5.8 Power supply	594
CHAPTER 16 ELECTRICAL SPECIFICATIONS	
16.2 Flash Memory Programming Mode	617
CHAPTER 17 PACKAGE DRAWINGS	619
CHAPTER 18 RECOMMENDED SOLDERING CONDITIONS	
APPENDIX A NOTES ON TARGET SYSTEM DESIGN	
APPENDIX B REGISTER INDEX	
APPENDIX C INSTRUCTION SET LIST	
C.1 Conventions	
C.2 Instruction Set (Alphabetical Order)	
APPENDIX D INDEX	
APPENDIX E REVISION HISTORY	651

Figure N	lo. Title	Page
3-1	CPU Address Space	60
3-2	Image on Address Space	
3-3	Memory Map	
3-4	Internal ROM/Internal Flash Memory Area	
3-5	Recommended Memory Map	
4-1	Example When CSC0 Register Is Set to 0703H	
4-2	Example of Wait Insertion	
5-1	SRAM, External ROM, External I/O Access Timing	
6-1	DMAC Bus Cycle (Two-Cycle Transfer) State Transition	
6-2	Single Transfer Example 1	123
6-3	Single Transfer Example 2	123
6-4	Single Transfer Example 3	
6-5	Single Transfer Example 4	
6-6	Single-Step Transfer Example 1	125
6-7	Single-Step Transfer Example 2	
6-8	Buffer Register Configuration	
6-9	Example of Forcible Interruption of DMA Transfer	129
7-1	Servicing Configuration of Non-Maskable Interrupt	
7-2	Acknowledging Non-Maskable Interrupt Request	
7-3	RETI Instruction Processing	
7-4	Maskable Interrupt Servicing	140
7-5	RETI Instruction Processing	141
7-6	Example of Servicing in Which Another Interrupt Request Is Issued While an	
	Interrupt Is Being Serviced	
7-7	Example of Servicing Interrupt Requests Generated Simultaneously	
7-8	Software Exception Processing	
7-9	RETI Instruction Processing	
7-10	Exception Trap Processing	
7-11	Restore Processing from Exception Trap	
7-12	Debug Trap Processing	
7-13	Restore Processing from Debug Trap	
7-14	Pipeline Operation at Interrupt Request Acknowledgement (Outline)	
8-1	Power Save Mode State Transition Diagram	
9-1	Block Diagram of Timer 0 (Mode 0: Symmetric Triangular Wave, Mode 1:	404
0.0	Asymmetric Triangular Wave)	
9-2	Block Diagram of Timer 0 (Mode 2: Sawtooth Wave)	
9-3	Timer 00 and Timer 01 Clock	

LIST OF FIGURES (1/6)

LIST OF FIGURES (2/6)

Figure No	. Title	Page
9-4	Specification of INTTM0n Interrupt in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1	
	(Asymmetric Triangular Wave) (MOD01, MOD00 Bits of TMC0n Register = 0n)	205
9-5	Interrupt Culling Processing	206
9-6	Interrupt Culling Ratio Change Timing (Relationship Between STINTn Bit Setting	
	and CUL Bit Change): PWM Mode 1 (Asymmetric Triangular Wave)	207
9-7	Output Waveforms of TO000 and TO001 in PWM Mode 0 (Symmetric Triangular Waves)	
	(Without Dead Time (TM0CED0 Bit = 1))	211
9-8	Output Waveforms of TO000 and TO001 in PWM Mode 0 (Symmetric Triangular Waves)	
	(With Dead Time (TM0CED0 Bit = 0))	
9-9	When UPORTn = 1 Is Set Immediately Before TORTOn = 0 (Switched by Active Value)	218
9-10	When UPORTn = 0 Is Set Immediately Before TORTOn = 0 (Switched by Inactive Value)	219
9-11	When UPORTn = 0 Is Set Immediately Before TORTOn = 1	220
9-12	Software Output Waveforms of TO000 and TO001 (Without Dead Time (TM0CED0 = 1))	221
9-13	Software Output Waveforms of TO000 and TO001 (With Dead Time (TM0CED0 = 0))	222
9-14	Software Output Waveforms of TO000 and TO001 When "1" Is Written to UPORT0 Bit	
	While TORTO0 = 1 (When TOMR0 Register Value = 80H)	223
9-15	Operation Timing in PWM Mode 0 (Symmetric Triangular Wave)	230
9-16	Overall Operation Image of PWM Mode 0 (Symmetric Triangular Wave)	232
9-17	Operation Timing in PWM Mode 0 (Symmetric Triangular Wave, BFCMnx ≥ CM0n3)	233
9-18	Operation Timing in PWM Mode 0 (Symmetric Triangular Wave, BFCMnx = 0000H)	235
9-19	Change Timing from 100% Duty State (PWM Mode 0)	237
9-20	Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave)	242
9-21	Overall Operation Image of PWM Mode 1 (Asymmetric Triangular Wave)	244
9-22	$Operation \ Timing \ in \ PWM \ Mode \ 1 \ (Asymmetric \ Triangular \ Wave, \ BFCMnx \geq CM0n3)$	245
9-23	Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx > CM0n3)	247
9-24	Change Timing from 100% Duty State (PWM Mode 1)	249
9-25	Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = 0000H) (1)	251
9-26	Change Timing from 100% Duty State (1) (PWM Mode 1)	253
9-27	Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = 0000H) (2)	255
9-28	Change Timing from 100% Duty State (2) (PWM Mode 1)	257
9-29	Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = CM0n3)	259
9-30	Operation Timing in PWM Mode 2 (Sawtooth Wave)	264
9-31	Overall Operation Image of PWM Mode 2 (Sawtooth Wave)	266
9-32	Operation Timing in PWM Mode 2 (Sawtooth Wave, BFCMnx > CM0n3)	267
9-33	Change Timing from 100% Duty State (PWM Mode 2)	269
9-34	Operation Timing in PWM Mode 2 (Sawtooth Wave, BFCMnx = CM0n3)	271
9-35	Operation Timing in PWM Mode 2 (Sawtooth Wave, BFCMnx = 0000H)	273
9-36	TM0CEn Bit Write and TM0n Timer Operation Timing	275
9-37	Interrupt Generation Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1	
	(Asymmetric Triangular Wave)	276
9-38	Interrupt Generation Timing in PWM Mode 2 (Sawtooth Wave)	277
9-39	Interrupt Generation Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1	
	(Asymmetric Triangular Wave): In Case of Interrupt Culling Ratio of 1/1	278

LIST OF FIGURES (3/6)

Figure No	. Title	Page
9-40	Interrupt Generation Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1	
0.0	(Asymmetric Triangular Wave): In Case of Interrupt Culling Ratio of 1/2	279
9-41	Interrupt Generation Timing in PWM Mode 2 (Sawtooth Wave):	
	In Case of Interrupt Culling Ratio of 1/1	280
9-42	Interrupt Generation Timing in PWM Mode 2 (Sawtooth Wave):	
	In Case of Interrupt Culling Ratio of 1/2	281
9-43	TO0n0 to TO0n5 Output Timing in PWM Mode 0 (Symmetric Triangular Wave),	
	PWM Mode 1 (Asymmetric Triangular Wave)	282
9-44	TO0n0 to TO0n5 Output Timing in PWM Mode 2 (Sawtooth Wave)	283
9-45	Block Diagram of Timer 1	286
9-46	TM10 Block Diagram (During PWM Output Operation)	302
9-47	PWM Signal Output Example (When ALVT10 Bit = 0 Is Set)	303
9-48	Mode 1 (When Rising Edge Is Specified as Valid Edge of TIUD10 Pin)	
9-49	Mode 1 (When Rising Edge Is Specified as Valid Edge of TIUD10 Pin):	
	In Case of Simultaneous TCUD10, TCUD10 Pin Edge Timing	305
9-50	Mode 2 (When Rising Edge Is Specified as Valid Edge of TIUD10, TCUD10 Pins)	
9-51	Mode 3 (When Rising Edge Is Specified as Valid Edge of TIUD10 pin)	
9-52	Mode 3 (When Rising Edge Is Specified as Valid Edge of TIUD10 Pin):	
	In Case of Simultaneous TIUD10, TCUD10 Pin Edge Timing	307
9-53	Mode 4 307	
9-54	Example of TM10 Operation When Interval Operation and Transfer Operation Are Combined	308
9-55	Example of TM10 Operation in UDC Mode	309
9-56	Clear Operation upon Match with CM100 During TM10 Up Count Operation	310
9-57	Clear Operation upon Match with CM101 During TM10 Down Count Operation	310
9-58	Count Value Clear Operation upon Compare Match	
9-59	Internal Operation During Transfer Operation	
9-60	Interrupt Output upon Compare Match (CM101 with Operation Mode Set to	
	General-Purpose Timer Mode and Count Clock Set to fcLk/2)	312
9-61	TM1UBD0 Flag Operation	
9-62	Block Diagram of Timer 2	
9-63	Edge Detection Timing	
9-64	Timer 2 Up Count Timing (When TCRE0 Register's UDSEn1, UDSEn0 Bits = 00B,	
	ECEEn Bit = 0, ECREn Bit = 0, CLREn Bit = 0, CASE1 Bit = 0)	338
9-65	External Control Timing of Timer 2 (When TCRE0 Register's UDSEn1,	
	UDSEn0 Bits = 00B, OSTEn Bit = 0, CEEn Bit = 1, CASE1 Bit = 0)	339
9-66	Operation in Timer 2 Up/Down Count Mode (When TCRE0 Register's ECEEn bit = 0, ECREn Bit = 0,	
	CLREn Bit = 0, OSTEn Bit = 0, CEEn Bit = 1, CASE1 Bit = 0)	340
9-67	Timing in 32-Bit Cascade Operation Mode (When TCRE0 Register's UDSEn1, UDSEn0 Bits = 00B,	
	ECEEn Bit = 0, ECREn Bit = 0, CLREn Bit = 0, OSTEn Bit = 0, CEEn Bit = 1, CASE1 Bit = 1)	341
9-68	Block Diagram of Timer 2 Multiplex Count Generator	
9-69	Multiplex Count Timing	
9-70	Capture Operation: 16-Bit Buffer-Less Mode (When Operation Is Delayed Through Setting of	
	LNKEy Bit of CMSEx0 Register, and CMSEx0 Register's CCSEy Bit = 0, BFEEy Bit = 0,	
	EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)	344

LIST OF FIGURES (4/6)

igure No	. Title	Pag
9-71	Capture Operation: Mode with 16-Bit Buffer (When CMSEx0 Register's TByE1 Bit = 0, TByE0 Bit = 1	
5-71		
	CCSEy Bit = 0, LNKEy Bit = 0, BFEEy Bit = 1, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0).	34
9-72	Capture Operation: 32-Bit Cascade Operation Mode (When CMSEx Register's TByE1 Bit = 1,	
	TByE0 Bit = 1, CCSEy Bit = 0, LNKEy Bit = 0, BFEEy Bit = Arbitrary, EEVEy Bit = 1,	
	and CSCE0 Register's SEVEy Bit = 0)	34
9-73	Capture Operation: Capture Control by Software and Trigger Timing (When CMSEx0	
	Register's TByE1 Bit = 0, TByE0 Bit = 1, CCSEy Bit = 0, LNKEy Bit = 0, BFEEy Bit = 1)	34
9-74	Compare Operation: Buffer-Less Mode (When CMSEx0 Register's CCSEy Bit = 1,	
	LNKEy Bit = Arbitrary, BFEEy Bit = 0)	34
9-75	Compare Operation: Mode with Buffer (When Operation Is Delayed Through Setting of LNKEy Bit of	
	CMSEx0 Register, CMSEx0 Register's CCSEy Bit = 1, BFEEy Bit = 1)	34
9-76	Capture Operation: Timer 2 Count Value Read Timing (When CMSE050 Register's	
	CCSEy Bit = 0, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)	3
9-77	Compare Operation: Timing of Compare Match and Write Operation to Register (When CMSE050	
	Register's CCSEy Bit = 1, EEVEy Bit = Arbitrary, and CSCE0 Register's SEVEy Bit = Arbitrary)	3
9-78	Signal Output Operation: Toggle Mode 0 and Toggle Mode 1 (When OCTLE0 Register's	
	SWFEn Bit = 0, and ODELE0 Register's ODLEn2 to ODLEn0 Bits = 0)	3
9-79	Signal Output Operation: Toggle Mode 2 and Toggle Mode 3 (When OCTLE0 Register's	
	SWFEn Bit = 0, and ODELE0 Register's ODLEn2 to ODLEn0 Bits = 0)	3
9-80	Signal Output Operation: During Software Control (When OCTLE0 Register's OTMEn1,	0
000	OTMEn0 Bits = Arbitrary, SWFEn Bit = 1, and ODELE0 Register's ODLEn2 to ODLEn0 Bits = 0)	3
9-81	Signal Output Operation: During Delay Output Operation (When OCTLE0 Register's OTMEn1,	0
5-01	OTMEn0 Bits = 0, ALVEn = 0, SWFEn Bit = 0)	2
9-82	Block Diagram of Timer 3	
	.	
9-83	Basic Operation of Timer 3	
9-84	Operation After Overflow (When OST = 1)	
9-85	Capture Operation Example	
9-86	TM3 Capture Operation Example (When Both Edges Are Specified)	
9-87	Compare Operation Example	
9-88	TM3 Compare Operation Example (Set/Reset Output Mode)	3
9-89	Example of Operation of TO3 Output Control Function by INTP4 Pin	
	(in TO3 Output Mode (PMC27 Bit = 1 and PFC27 Bit = 1))	
9-90	Contents of Register Settings When Timer 3 Is Used as Interval Timer	3
9-91	Interval Timer Operation Timing Example	3
9-92	Contents of Register Settings When Timer 3 Is Used for PWM Output	3
9-93	PWM Output Operation Timing Example	3
9-94	Contents of Register Settings When Timer 3 Is Used for Cycle Measurement	3
9-95	Cycle Measurement Operation Timing Example	3
9-96	Block Diagram of Timer 4	
9-97	Example of Timing During TM4 Operation	
9-98	TM4 Compare Operation Example	
9-99	Block Diagram of Timer Connection Function	
		3

LIST OF FIGURES (5/6)

Figure No	. Title	Page
10-2	Asynchronous Serial Interface 0 Block Diagram	
10-3	Asynchronous Serial Interface Transmit/Receive Data Format	
10-4	Asynchronous Serial Interface Transmission Completion Interrupt Timing	
10-5	Continuous Transmission Processing Flow	
10-6	Continuous Transmission Starting Procedure	
10-7	Continuous Transmission End Procedure	
10-8	Asynchronous Serial Interface Reception Completion Interrupt Timing	414
10-9	When Reception Error Interrupt Is Separated from INTSR0 Interrupt (ISRM Bit = 0)	415
10-10	When Reception Error Interrupt Is Included in INTSR0 Interrupt (ISRM Bit = 1)	415
10-11	Noise Filter Circuit	417
10-12	Timing of RXD0 Signal Judged as Noise	417
10-13	Configuration of Baud Rate Generator 0 (BRG0)	418
10-14	Allowable Baud Rate Range During Reception	423
10-15	Transfer Rate During Continuous Transmission	425
10-16	Block Diagram of Asynchronous Serial Interface 1	428
10-17	Asynchronous Serial Interface Transmit/Receive Data Format	439
10-18	Asynchronous Serial Interface Transmission Completion Interrupt Timing	442
10-19	Continuous Transmission of 3 or More Frames	443
10-20	Asynchronous Serial Interface Reception Completion Interrupt Timing	446
10-21	Transmission/Reception Timing in Synchronous Mode	449
10-22	Transmission/Reception Timing Chart for Synchronous Mode	450
10-23	Reception Completion Interrupt and Error Interrupt Generation Timing During Synchronous Mode	
	Reception	
10-24	Block Diagram of Baud Rate Generator 1 (BRG1)	
10-25	Allowable Baud Rate Range During Reception	
10-26	Block Diagram of Clocked Serial Interface	
10-27	Timing Chart in Single Transfer Mode	480
10-28	Timing Chart According to Clock Phase Selection	
10-29	Timing Chart of Interrupt Request Signal Output in Delay Mode	
10-30	Repeat Transfer (Receive-Only) Timing Chart	
10-31	Repeat Transfer (Transmission/Reception) Timing Chart	
10-32	Timing Chart of Next Transfer Reservation Period	
10-33	Transfer Request Clear and Register Access Conflict	
10-34	Interrupt Request and Register Access Conflict	
10-35	Block Diagram of Baud Rate Generator 3 (BRG3)	495
11-1	Block Diagram of A/D Converter 0 or 1	501
11-2	Block Diagram of Trigger Source Switching Circuit in Timer Trigger Made	502
11-3	Relationship Between Analog Input Voltages and A/D Conversion Results	513
11-4	Example of Select Mode Operation Timing (ANI01): For A/D Converter 0	517
11-5	Example of Scan Mode Operation Timing: For A/D Converter 0 (4-Channel Scan (ANI00 to ANI03))	
11-6	Example of Select Mode (A/D Trigger Select) Operation (ANI02): For A/D Converter 0	
11-7	Example of Scan Mode (A/D Trigger Scan) Operation (ANI02 to ANI05): For A/D Converter 0	
11-8	Example of Select Mode (A/D Trigger Polling Select) Operation (ANI02): For A/D Converter 0	521

LIST OF FIGURES (6/6)

Figure No	. Title	Page
11-9	Example of Scan Mode (A/D Trigger Polling Scan) Operation (ANI02 to ANI05) : For A/D Conve	
11-10	Example of Timer Trigger Select Mode Operation (ANI04): For A/D Converter 0	
11-11	Example of Timer Trigger Scan Mode Operation (For A/D Converter 0) :	504
11 10	INTTM00 Selected by ITRG0, ITRG1 Register	
11-12	Example of Select Mode (External Trigger Select) Operation (ANI02): For A/D Converter 0	
11-13	Example of Scan Mode (External Trigger Scan) Operation: For A/D Converter 0	
11-14	Conversion Result Read Timing (When Conversion Result Is Undefined)	
11-15	Conversion Result Read Timing (When Conversion Result Is Normal)	
11-16 11-17	Overall Error	
11-17	Zero-Scale Error	
11-18	Full-Scale Error	
11-19	Differential Linearity Error	
11-20	Integral Linearity Error	
11-21	Sampling Time	
11-22		
12-1	Type A Block Diagram	536
12-2	Type B Block Diagram	537
12-3	Type C Block Diagram	538
12-4	Type D Block Diagram	539
12-5	Type E Block Diagram	540
12-6	Type F Block Diagram	540
12-7	Type G Block Diagram	541
12-8	Type H Block Diagram	542
12-9	Type I Block Diagram	543
12-10	Type J Block Diagram	544
12-11	Type K Block Diagram	545
12-12	Type L Block Diagram	546
12-13	Type M Block Diagram	547
12-14	Type N Block Diagram	548
12-15	Example of Noise Elimination Timing	567
14-1	Example of Connection When Using N-ch Transistor	584
14-2	Mount Pad Dimensions When Mounted on 2SD1950 (VL Standard Product)	
14-3	Connection When Using External Regulator	
A-1	100-Pin Plastic LQFP (Fine Pitch) (14 \times 14)	
A-2	100-Pin Plastic QFP (14×20)	
—	\ /	

Table No. Title Page 1-1 1-2 3-1 3-2 3-3 4-1 6-1. 6-2 External Bus Cycles During DMA Transfer (Two-Cycle Transfer)......127 7-1 7-2 8-1 8-2 8-3 8-4 8-5 8-6 8-7 8-8 9-1 Sources of INTCM010 to INTCM012, INTCM0n4, and INTCM0n5......193 9-2 9-3 9-4 9-5 9-6 9-7 9-8 9-9 9-10 9-11 9-12 9-13 9-14 9-15 9-16 10-1 10-2 10-3

LIST OF TABLES (1/2)

LIST OF TABLES (2/2)

Table No.	Title	Page		
10-4	Maximum and Minimum Allowable Baud Rate Error			
10-5	Default Priority of Generated Interrupts	438		
10-6	ASIM10, ASIM11 Register Settings and Data Format			
10-7	Reception Error Causes			
10-8	Baud Rate Generator Setting Data (BRG = fxx/2)	458		
10-9	SCKn Pin Output Status			
10-10	SOn Pin Output Status			
10-11	Baud Rate Generator Setting Data	498		
11-1	Correspondence Between ADCR0m (m = 0 to 5) Register Names and Addresses	508		
11-2	Correspondence Between ADCR1n (n = 0 to 7) Register Names and Addresses			
11-3	Correspondence Between Analog Input Pins and ADCR0m and ADCR1n Registers	509		
11-4	Timer Trigger Source Selection of A/D Converters 0 and 1	510		
13-1	Operation Status of Each Pin During Reset Period			
13-2	Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset	578		
15-1	Connection of V850E/IA2 Flash Writing Adapter (FA-100GC-8EU)			
15-2	Connection of V850E/IA2 Flash Writing Adapter (FA-100GF-3BA)			
15-3	Pins Used by Each Serial Interface	592		
18-1	Surface Mounting Type Soldering Conditions	622		

CHAPTER 1 INTRODUCTION

The V850E/IA2 is a product in NEC Electronics' V850 Series[™] of single-chip microcontrollers. This chapter provides an overview of the V850E/IA2.

1.1 Outline

The V850E/IA2 is a 32-bit single-chip microcontroller that uses high-speed operations to realize high-precision inverter control of motors. It uses the V850E1 CPU of the V850 Series and has on-chip peripheral functions such as ROM, RAM, a bus interface, a DMA controller, timers including a 3-phase sine-wave PWM timer for motors, serial interfaces, and A/D converters.

(1) V850E1 CPU

The V850E1 CPU supports a RISC instruction set in which the instruction execution speed is increased greatly through the use of basic instructions that execute one instruction per clock, and an optimized pipeline. Moreover, it supports multiply instructions using a 32-bit hardware multiplier, saturated product-sum operation instructions, and bit manipulation instructions as optimum instructions for digital servo control applications.

Object code efficiency is increased in the C compiler by using 2-byte-length basic instructions and instructions corresponding to high-level languages, which promote a compact program.

Furthermore, since the interrupt response time, including processing by the on-chip interrupt controller, is also fast, this CPU is ideal for advanced real-time control.

(2) External bus interface function

A bus configuration consisting of a multiplexed address bus (22 bits) and data bus (8 bits or 16 bits selectable) suitable for compact system design is used as the external bus interface. SRAM and ROM memories can be connected.

In the DMA controller, transfer is started using software and transfers between external memories can be made concurrent with internal CPU operations or data transfers. Real-time control such as motor control or communication control can also be realized simultaneously due to high-speed, high-performance CPU instruction execution.

(3) On-chip flash memory (μPD70F3114)

The on-chip flash memory version (μ PD70F3114), which has a quickly accessible flash memory on-chip, can shorten system development time since it is possible to rewrite a program with the V850E/IA2 mounted in an application system. Moreover, it can greatly improve maintainability after a system is shipped.

(4) Complete middleware, development environment

The V850E/IA2 can execute JPEG, JBIG, MH/MR/MMR and other middleware at high speeds. Moreover, since middleware for realizing speech recognition, voice synthesis, and other processing also is provided, multimedia systems can be realized easily.

A development environment that integrates an optimized C compiler, debugger, in-circuit emulator, simulator, and system performance analyzer is also provided.

Table 1-1 lists the differences between the V850E/IA1 and V850E/IA2. Table 1-2 lists the differences between the V850E/IA1 and V850E/IA2 register setting values.

Item		V850E/IA1	V850E/IA2
Maximum operating frequency		50 MHz	40 MHz
Internal ROM	Mask ROM	μPD703116: 256 KB	μPD703114: 128 KB
	Flash memory	μPD70F3116: 256 KB	μPD70F3114: 128 KB
Internal RAM	·	10 KB	6 KB
Timer	Timer 00, 01	Provided	Buffer register, compare register, and compare match interrupt added
	Timer 10, 11	Provided	Timer 10: Provided, Timer 11: Not provided
	Timer 20, 21	Provided	Provided
	Timer 3	Provided	TO3 output buffer off function added by INTP4 input
	Timer 4	Provided	Provided
Serial interface	UART0	Provided	Provided
	UART1	Provided	Provided (pins multiplexed with CSI1)
	UART2	Provided	Not provided
	CSI0	Provided	Provided
	CSI1	Provided	Provided (pins multiplexed with UART1)
	FCAN	Provided	Not provided
Debug support function	NBD	Provided	Not provided
A/D converter	Analog input	Total of two circuits: 16 ch A/D converter 0: 8 ch A/D converter 1: 8 ch	Total of two circuits: 14 ch A/D converter 0: 6 ch A/D converter 1: 8 ch
	AVDD, AVREF pins	Independent pins	Alternate-function pins
Supply voltage		V _{DD3} = 3.3 V ±0.3 V V _{DD5} = 5.0 V ±0.5 V	$V_{DD} = RV_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}$ Internal regulator
Package		144-pin plastic LQFP	100-pin plastic LQFP

Table 1-1. Differences Between V850E/IA1 and V850E/IA2

Remark For details, refer to the user's manual of each product.

*

Table 1-2. Differences Between V850E/IA1 and V850E/IA2 Register Setting Values

Register Name	V850E/IA1	V850E/IA2
System wait control register (VSWC)	12H (fxx = 50 MHz)	02H (fxx = 40 MHz)
Timer 1/timer 2 clock selection register (PRM02)	00H or 01H	01H (initial value 00H)

Remark For details, refer to the user's manual of each product.

1.2 Features

O Number of instructions	83			
O Minimum instruction execut	ion time			
	25 ns (@ internal 40 MHz operation)			
O General-purpose registers	32 bits \times 32 registers			
 Instruction set 	V850E1 (NB85E) CPU			
	Signed multiplication (32 bits \times 32 bi	ts $ ightarrow$ 64 bits): 1 or 2 clocks		
	Saturated operation instructions (wit	h overflow/underflow detection funct	ion)	
	32-bit shift instruction: 1 clock			
	Bit manipulation instructions			
	Long/short format load/store instruct	ions		
	Signed load instructions			
O Memory space 4 MB linear address space (shared by program and data)				
	Memory block division function: 2 MI	B/block		
	Programmable wait function			
Idle state insertion function				
O External bus interface	16-bit data bus (address/data multip	lexed)		
	16-/8-bit bus sizing function			
	External wait function			
O Internal memory				
	Part Number	Internal ROM	Internal RAM	
	μPD703114	128 KB (mask ROM)	6 KB	
	μPD70F3114	128 KB (flash memory)	6 KB	

 Interrupts/exceptions 	External interrupts: 10 Internal interrupts: 42 Exceptions: 1 8 levels of priority car	2 sources source
O DMA controller	4-channel configurati Transfer unit: Maximum transfer co Transfer type: Transfer modes: Transfer subjects: Transfer requests: Next address setting	8 bits/16 bits unt: 65,536 (2 ¹⁶) 2-cycle transfer Single transfer, single-step transfer, block transfer Memory ↔ Memory, Memory ↔ I/O, I/O ↔ I/O On-chip peripheral I/O, software

O I/O lines	Input ports: 6 I/O ports: 47
O Real-time pulse unit	16-bit timer for 3-phase sine wave PWM inverter control: 2 channels 16-bit up/down counter/timer for 2-phase encoder input: 1 channel General-purpose 16-bit timer/counter: 2 channels General-purpose 16-bit timer/event counter: 1 channel 16-bit interval timer: 1 channel
⊖ Serial interface (SIO)	Asynchronous serial interface (UART): 2 channels Clocked serial interface (CSI): 2 channels Of the four channels, two channels are used for both CSI and UART and therefore one or the other function must be selected.
O A/D converter	10-bit resolution A/D converter: 6 channels + 8 channels (2 units)
O Regulator	Two power supplies, one for the internal CPU and one for the peripheral interface, are not necessary. A 5 V single-power-supply system can be configured by connecting an N-ch transistor (2SD1950 (VL standard product, surface mount type) or 2SD1581 (independent type) is recommended). If a 3.3 V power supply is available, it can be directly connected to the REGIN pin.
○ Clock generator	Multiplication function (×1, ×2.5, ×5, ×10) using PLL clock synthesizer Divide-by-2 function using external clock input
O Power-saving function	HALT, IDLE, and software STOP modes
O Package	100-pin plastic LQFP (fine pitch) (14 \times 14) 100-pin plastic QFP (14 \times 20)
O CMOS technology	All static circuits

1.3 Application Fields

- Consumer equipment (inverter air conditioners)
- Industrial equipment (motor control, general-purpose inverters)


* 1.4 Ordering Information

Part Number	Package	Internal ROM
μPD703114GC-xxx-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Mask ROM
μPD703114GC-×××-3BA	100-pin plastic QFP (14 $ imes$ 20)	Mask ROM
μPD70F3114GC-8EU	100-pin plastic LQFP (fine pitch) (14 $ imes$ 14)	Flash memory
μ PD70F3114GF-3BA	100-pin plastic QFP (14 $ imes$ 20)	Flash memory


 $\label{eq:Remark} \textbf{Remark} \quad \textbf{xxx} \text{ indicates ROM code suffix.}$

 \star

- 1.5 Pin Configuration (Top View)
 - 100-pin plastic LQFP (fine pitch) (14 \times 14) μ PD703114GC- \times ××-8EU μ PD70F3114GC-8EU



 • 100-pin plastic QFP (14 × 20) μPD703114GF-xxx-3BA μPD70F3114GF-3BA




Pin Identification

A16 to A21:	Address bus	PDH0 to PDH5:	Port DH
AD0 to AD15:	Address/data bus	PDL0 to PLD15:	Port DL
ADTRG0, ADTRG1:	A/D trigger input	RD:	Read strobe
ANI00 to ANI05,	····	RESET:	Reset
ANI10 to ANI17:	Analog input	REGIN:	Regulator input
ASCK1:	Asynchronous serial clock	REGOUT:	Regulator output
ASTB:	Address strobe	RVpd:	Regulator power supply
AVDD0, AVDD1:	Analog power supply	RXD0, RXD1:	Receive data
AVsso, AVss1:	Analog ground	SCK0, SCK1:	Serial clock
CKSEL:	Clock generator operating mode select	SI0, SI1:	Serial input
CLKOUT:	Clock output	SO0, SO1:	Serial output
CVss:	Clock generator ground	TCLR10, TCLR2,	·
ESO0, ESO1:	Emergency shut off	TCLR3:	Timer clear
INTP0 to INTP4,		TCUD10:	Timer control pulse input
INTP100, INTP101,		TI2, TI3:	Timer input
INTP20 to INTP25,		TIUD10:	Timer count pulse input
INTP30, INTP31:	Interrupt request from peripherals	TO000 to TO005,	
LWR:	Lower write strobe	TO010 to TO015,	
MODE0, MODE1:	Mode	TO10,	
NMI:	Non-maskable interrupt request	TO21 to TO24, TO3:	Timer output
P00 to P05:	Port 0	TO3OFF:	Timer output 3 off
P10 to P12:	Port 1	TXD0, TXD1:	Transmit data
P20 to P27:	Port 2	UWR:	Upper write strobe
P30 to P34:	Port 3	VDD:	Power supply
P40 to P42:	Port 4	VPP:	Programming power supply
PCM0, PCM1:	Port CM	Vss, Vss3:	Ground
PCT0, PCT1, PCT4,		WAIT:	Wait
PCT6:	Port CT	X1, X2:	Crystal

1.6 Configuration of Function Block

1.6.1 Internal block diagram



1.6.2 Internal units

(1) CPU

The CPU uses 5-stage pipeline control to execute address calculation, arithmetic and logical operation, data transfer, and most other instruction processing in one clock.

A multiplier (16 bits \times 16 bits \rightarrow 32 bits or 32 bits \times 32 bits \rightarrow 64 bits), barrel shifter (32-bit), and other dedicated hardware are on-chip to accelerate complex instruction processing.

(2) Bus control unit (BCU)

The BCU starts a required external bus cycle based on a physical address obtained from the CPU. If there is no bus cycle start request from the CPU when fetching an instruction from an external memory area, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is fetched into the internal instruction queue of the CPU.

(3) Memory controller (MEMC)

The MEMC controls SRAM, ROM, and various I/O for external memory expansion.

(4) DMA controller (DMAC)

The DMAC transfers data between memory and I/O in place of the CPU.

The address mode is two-cycle transfer. The three bus modes are single transfer, single-step transfer, and block transfer.

(5) ROM

The μ PD703114 includes mask ROM (128 KB), and the μ PD70F3114 includes flash memory (128 KB).

On an instruction fetch, the ROM can be accessed by the CPU in one clock.

When single-chip mode or flash memory programming mode is set, ROM is mapped starting from address 00000000H.

ROM cannot be accessed if ROMless mode is set.

(6) RAM

RAM is mapped starting from address FFFFC000H. It can be accessed by the CPU in one clock on an instruction fetch or data access.

(7) Interrupt controller (INTC)

The INTC services hardware interrupt requests from on-chip peripheral I/O and external sources (NMI, INTP0 to INTP4, INTP20 to INTP25, INTP30, INTP31, INTP100, INTP101). For these interrupt requests, eight levels of interrupt priority can be defined and multiprocessing controls against the interrupt sources can be performed.

(8) Clock generator (CG)

The CG provides a frequency that is 1, 2.5, 5, or 10 times (using the on-chip PLL) or 0.5 times (not using the on-chip PLL) the input clock (fx) as the internal system clock (fxx). As the input clock, connect an external resonator to pins X1 and X2 (only when using the on-chip PLL synthesizer) or input an external clock from the X1 pin.

(9) Real-time pulse unit (RPU)

The RPU has a 2-channel 16-bit timer (TM0) for 3-phase sine wave PWM inverter control, a 1-channel 16-bit up/down counter (TM1) that can be used for 2-phase encoder input or as a general-purpose timer, a 2-channel 16-bit general-purpose timer unit (TM2), a 1-channel 16-bit timer/event counter (TM3), and a 1-channel 16-bit interval timer (TM4) on-chip. The RPU can measure the pulse interval or frequency and can output a programmable pulse.

(10) Serial interface (SIO)

A total of four channels of serial interfaces, including asynchronous serial interface (UART) and clocked serial interface (CSI), are provided. Of these channels, two are used for both UART and CSI, and their function must be selected. Of the other two channels, one is fixed to UART, and one is fixed to CSI. The UART performs data transfer using pins TXDn and RXDn (n = 0, 1).

The CSI performs data transfer using pins SOn, SIn, and SCKn (n = 0, 1).

(11) A/D converter (ADC)

Two circuits of high-speed, high-resolution 10-bit A/D converters with a total of 14 pins (A/D converter 0: 6 pins, A/D converter 1: 8 pins) are available. The ADC converts using a successive approximation method.

(12)Ports

As shown in the table below, ports function as general-purpose ports and as control pins.

Port	I/O	Control Functions
Port 0	6-bit input	NMI input Real-time pulse unit output stop signal input External interrupt input A/D converter external trigger input Timer 3 output stop signal input
Port 1	3-bit I/O	Real-time pulse unit I/O External interrupt input
Port 2	8-bit I/O	Real-time pulse unit I/O External interrupt input
Port 3	5-bit I/O	Serial interface I/O (UART0, UART1/CSI1)
Port 4	3-bit I/O	Serial interface I/O (CSI0)
Port DH	6-bit I/O	External address bus (A16 to A21)
Port DL	16-bit I/O	External address/data bus (AD0 to AD15)
Port CT	4-bit I/O	External bus interface control signal output
Port CM	2-bit I/O	Wait insertion signal input Internal system clock output

CHAPTER 2 PIN FUNCTIONS

The names and functions of the V850E/IA2 pins are shown below. These pins can be divided by function into port pins and non-port pins.

2.1 List of Pin Functions

(1) Port pins

Pin Name	I/O	Function	Alternate Function
P00	Input	Port 0 6-bit input-only port	NMI
P01	_		ESO0/INTP0
P02			ESO1/INTP1
P03	_		ADTRG0/INTP2
P04			ADTRG1/INTP3
P05	_		INTP4/TO3OFF
P10	I/O	Port 1 3-bit I/O port	TIUD10/TO10
P11	_		TCUD10/INTP100
P12		Input or output can be specified in 1-bit units	TCLR10/INTP101
P20	I/O	I/O Port 2 8-bit I/O port Input or output can be specified in 1-bit units	TI2/INTP20
P21			TO21/INTP21
P22			TO22/INTP22
P23			TO23/INTP23
P24			TO24/INTP24
P25			TCLR2/INTP25
P26			TI3/TCLR3/INTP30
P27			TO3/INTP31
P30	I/O	O Port 3 5-bit I/O port Input or output can be specified in 1-bit units	RXD0
P31			TXD0
P32			RXD1/SI1
P33			TXD1/SO1
P34			ASCK1/SCK1
P40	I/O	Port 4	SIO
P41	1	3-bit I/O port Input or output can be specified in 1-bit units	SO0
P42			SCKO
PCM0	I/O	Port CM	WAIT
PCM1	1	2-bit I/O port Input or output can be specified in 1-bit units	CLKOUT

	1	1	(2/2)
Pin Name	I/O	Function	Alternate Function
PCT0	I/O	Port CT 4-bit I/O port Input or output can be specified in 1-bit units	LWR
PCT1			UWR
PCT4			RD
PCT6			ASTB
PDH0	I/O	Port DH 6-bit I/O port Input or output can be specified in 1-bit units	A16
PDH1			A17
PDH2			A18
PDH3			A19
PDH4			A20
PDH5			A21
PDL0	I/O	Port DL	AD0
PDL1		16-bit I/O port Input or output can be specified in 1-bit units	AD1
PDL2			AD2
PDL3			AD3
PDL4			AD4
PDL5			AD5
PDL6			AD6
PDL7			AD7
PDL8			AD8
PDL9			AD9
PDL10			AD10
PDL11			AD11
PDL12	-		AD12
PDL13			AD13
PDL14			AD14
PDL15	1		AD15

(2) Non-port pins

			(1/3)
Pin Name	I/O	Function	Alternate Function
ТО000	Output	Timer 00 pulse signal output	_
TO001			-
TO002			_
TO003			_
TO004			-
TO005			-
TO010	Output	Timer 01 pulse signal output	-
TO011			-
TO012			_
TO013			-
TO014			-
TO015			_
TO10	Output	Timer 10 pulse signal output	P10/TIUD10
TO21	Output	Timer 2 pulse signal output	P21/INTP21
TO22			P22/INTP22
TO23			P23/INTP23
TO24			P24/INTP24
тоз	Output	Timer 3 pulse signal output	P27/INTP31
ESO0	Input	Timer 00 or 01 output stop signal input	P01/INTP0
ESO1			P02/INTP1
TIUD10	Input	External count clock input to up/down counter (timer 10)	P10/TO10
TCUD10	Input	Count operation switching signal to up/down counter (timer 10)	P11/INTP100
TCLR10	Input	Clear signal input to up/down counter (timer 10)	P12/INTP101
TI2	Input	Timer 2 or 3 external count clock input	P20/INTP20
ТІЗ			P26/INTP30/TCLR3
TCLR2	Input	Timer 2 or 3 clear signal input	P25/INTP25
TCLR3			P26/INTP30/TI3
INTP0	Input	External maskable interrupt request input	P01/ESO0
INTP1			P02/ESO1
INTP2			P03/ADTRG0
INTP3	1		P04/ADTRG1
INTP4	1		P05/TO3OFF
INTP100	Input	External maskable interrupt request input and timer 10 external capture	P11/TCUD10
INTP101	1	trigger input	P12/TCLR10

(2/3)

Pin Name	I/O	Function	Alternate Function
INTP20	Input	External maskable interrupt request input and timer 2 external capture	P20/TI2
INTP21		trigger input	P21/TO21
INTP22			P22/TO22
INTP23			P23/TO23
INTP24			P24/TO24
INTP25	_		P25/TCLR2
INTP30	Input	External maskable interrupt request input and timer 3 external capture	P26/TI3/TCLR3
INTP31	_	trigger input	P27/TO3
T030FF	Input	Timer 3 output stop signal input	P05/INTP4
SO0	Output	Serial transmit data output (3-wire) of CSI0 and CSI1	P41
SO1			P33/TXD1
SIO	Input	Serial receive data input (3-wire) of CSI0 and CSI1	P40
SI1			P32/RXD1
SCK0	I/O	Serial clock I/O (3-wire) of CSI0 and CSI1	P42
SCK1	_		P34/ASCK1
TXD0	Output	Serial transmit data output of UART0 and UART1	P31
TXD1	- '		P33/SO1
RXD0	Input	Serial receive data input of UART0 and UART1	P30
RXD1			P32/SI1
ASCK1	I/O	UART1 serial clock I/O	P34/SCK1
ANI00 to ANI05	Input	Analog input to A/D converter	_
ANI10 to ANI17	- ·		_
ADTRG0	Input	External trigger input to A/D converter	P03/INTP2
ADTRG1			P04/INTP3
NMI	Input	Non-maskable interrupt request input	P00
MODE0	Input	Specifies V850E/IA2 operation mode	_
MODE1			VPP ^{Note}
VPP ^{Note}	_	Power application for flash memory write	MODE1
WAIT	Input	Control signal input to insert wait in bus cycle	PCM0
LWR	Output	External data lower byte write strobe signal output	PCT0
UWR	Output	External data higher byte write strobe signal output	PCT1
RD	Output	External data bus read strobe signal output	PCT4
ASTB	Output	External data bus address strobe signal output	PCT6
AD0 to AD15	I/O	16-bit address/data bus for external memory	PDL0 to PDL15
A16 to A21	Output	Higher 6-bit address bus for external memory	PDH0 to PDH5
RESET	Input	System reset input	_
X1	Input	Crystal resonator connection pin for system clock oscillation.	_
		Input to X1 pin when providing clocks from outside.	

Note μ PD70F3114 only

			(3/3)
Pin Name	I/O	Function	Alternate Function
CLKOUT	Output	System clock output	PCM1
CKSEL	Input	Input specifying clock generator operation mode	_
AVDD0, AVDD1	-	Positive power supply for A/D converter	-
AVSS0, AVSS1	-	Ground potential for A/D converter	-
CVss	-	Ground potential for oscillator, PLL and regulator	-
Vdd	-	5 V system positive power supply for peripheral interface	_
Vss	-	V system ground potential for peripheral interface –	
RVDD	-	Positive power supply pin for regulator (5 V system power supply pin) –	
Vss3	-	Internal 3.3 V system ground pin -	
REGOUT	Output	Regulator output pin -	
REGIN	Input	Regulator input pin (3.3 V system power supply pin) –	

2.2 Pin Status

The following table shows the status of each pin after a reset, in power-saving mode (software STOP mode, IDLE, HALT), and during a DMA transfer.

Operating Status Pin	Reset (Single-Chip Mode)	Reset (ROMless Mode)	IDLE Mode/ Software STOP Mode	HALT Mode/ During DMA Transfer
A16 to A21 (PDH0 to PDH5)	Hi-Z	Hi-Z	Hi-Z	Operating
AD0 to AD15 (PDL0 to PDL15)	Hi-Z	Hi-Z	Hi-Z	Operating
LWR, UWR (PCT0, PCT1)	Hi-Z	Hi-Z	Н	Operating
RD (PCT4)	Hi-Z	Hi-Z	Н	Operating
ASTB (PCT6)	Hi-Z	Hi-Z	Н	Operating
WAIT (PCM0)	Hi-Z	Hi-Z	_	Operating
CLKOUT (PCM1)	Hi-Z	Operating	L	Operating

Caution When controlling the external bus using an ASIC or the like in standby mode, provide a separate controller.

Remarks Hi-Z: High impedance

- H: High-level output
- L: Low-level output
- -: No input sampling

2.3 Description of Pin Functions

(1) P00 to P05 (Port 0) ... Input

P00 to P05 function as a 6-bit input-only port in which all pins are fixed to input.

Besides functioning as an input port, in control mode, P00 to P05 operate as NMI input, real-time pulse unit (RPU) output stop signal input, external interrupt request input, A/D converter (ADC) external trigger input, and timer 3 output stop signal input. Normally, if port pins also have alternate functions, the mode is selected using a port mode control register. However, there is no such register for P00 to P05. Therefore, the input port cannot be switched with the NMI input pin, RPU output stop signal input pin, external interrupt request input pin, A/D converter (ADC) external trigger input pin, and timer 3 output stop signal input pin. Read the status of each pin by reading the port.

(a) Port mode

P00 to P05 are input-only.

(b) Control mode

P00 to P05 also serve as the NMI, ESO0, ESO1, ADTRG0, ADTRG1, INTP0 to INTP4, and TO3OFF pins, but they cannot be switched.

- (i) NMI (Non-maskable interrupt request) ... Input This is non-maskable interrupt request input.
- (ii) ESO0, ESO1 (Emergency shut off) ... Input These pins input timer 00 and timer 01 output stop signals.
- (iii) INTP0 to INTP4 (Interrupt request from peripherals) ... Input These are external interrupt request input pins.
- (iv) ADTRG0, ADTRG1 (A/D trigger input) ... Input These are A/D converter external trigger input pins.
- (v) TO3OFF (Timer output 3 off) ... Input This is a timer output stop signal input pin.

(2) P10 to P12 (Port 1) ... I/O

P10 to P12 function as a 3-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as an I/O port, in control mode, P10 to P12 operate as RPU I/O and external interrupt request input.

Port or control mode can be selected as the operation mode for each bit, specified by the port 1 mode control register (PMC1).

(a) Port mode

P10 to P12 can be set to input or output in 1-bit units using the port 1 mode register (PM1).

(b) Control mode

P10 to P12 can be set to port or control mode in 1-bit units using PMC1.

(i) TO10 (Timer output) ... Output

This pin outputs the timer 10 pulse signal.

(ii) TIUD10 (Timer count pulse input) ... Input

This is an external count clock input pin to the up/down counter (timer 10).

(iii) TCUD10 (Timer control pulse input) ... Input

This pin inputs count operation switching signals to the up/down counter (timer 10).

(iv) TCLR10 (Timer clear) ... Input

This is a clear signal input pin to the up/down counter (timer 10).

(v) INTP100, INTP101 (Interrupt request from peripherals) ... Input

These are external interrupt request input pins and timer 10 external capture trigger input pins.

(3) P20 to P27 (Port 2) ... I/O

P20 to P27 function as an 8-bit I/O port in which input or output can be set in 1-bit units. Besides functioning as an I/O port, in control mode, P20 to P27 operate as RPU I/O and external interrupt

request input.

Port or control mode can be selected as the operation mode for each bit, specified by the port 2 mode control register (PMC2).

(a) Port mode

P20 to P27 can be set to input or output in 1-bit units using the port 2 mode register (PM2).

(b) Control mode

P20 to P27 can be set to port or control mode in 1-bit units using PMC2.

(i) TO21 to TO24 (Timer output) ... Output

These pins output a timer 2 pulse signal.

(ii) TO3 (Timer output) ... Output

This pin outputs a timer 3 pulse signal.

(iii) TI2, TI3 (Timer input) ... Input

These are timer 2 and timer 3 external count clock input pins.

(iv) TCLR2, TCLR3 (Timer clear) ... Input

These are timer 2 and timer 3 clear signal input pins.

(v) INTP20 to INTP25 (Interrupt request from peripherals) ... Input These are external interrupt request input pins and timer 2 external capture trigger input pins.

(vi) INTP30, INPT31 (Interrupt request from peripherals) ... Input

These are external interrupt request input pins and timer 3 external capture trigger input pins.

(4) P30 to P34 (Port 3) ... I/O

P30 to P34 function as a 5-bit I/O port in which input or output can be set in 1-bit units. Besides functioning as an I/O port, in control mode, P30 to P34 operate as serial interface (UART0, UART1/CSI1) I/O.

Port or control mode can be selected as the operation mode for each bit, specified by the port 3 mode control register (PMC3). The selection of UART/SCI1 is specified by the port 3 function control register (PFC3).

(a) Port mode

P30 to P34 can be set to input or output in 1-bit units using the port 3 mode register (PM3).

(b) Control mode

P30 to P34 can be set to port or control mode in 1-bit units using PMC3.

(i) TXD0, TXD1 (Transmit data) ... Output

These pins output serial transmit data of UART0 and UART1.

(ii) RXD0, RXD1 (Receive data) ... Input

These pins input serial receive data of UART0 and UART1.

- (iii) ASCK1 (Asynchronous serial clock) ... I/O This is UART1 serial clock I/O pin.
- (iv) SO1 (Serial output) ... Output This pin outputs serial transmit data of CSI1.
- (v) SI1 (Serial input) ... Input This pin inputs serial receive data of CSI1.
- (vi) SCK1 (Serial clock) ... I/O This pin is CSI1 serial clock I/O pin.

(5) P40 to P42 (Port 4) ... I/O

P40 to P42 function as a 3-bit I/O port in which input or output can be set in 1-bit units. Besides functioning as an I/O port, in control mode, P40 to P42 operate as serial interface (CSI0) I/O. Port or control mode can be selected as the operation mode for each bit, specified by the port 4 mode control register (PMC4).

(a) Port mode

P40 to P42 can be set to input or output in 1-bit units using the port 4 mode register (PM4).

(b) Control mode

P40 to P42 can be set to port or control mode in 1-bit units using PMC4.

(i) SO0 (Serial output) ... Output

This pin outputs CSI0 serial transmit data.

(ii) SI0 (Serial input) ... Input

This pin inputs CSI0 serial receive data.

(iii) SCK0 (Serial clock) ... I/O

This is CSI0 serial clock I/O pin.

(6) PCM0, PCM1 (Port CM) ... I/O

PCM0 and PCM1 function as a 2-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode, PCM0 and PCM1 operate as wait insertion signal input and internal system clock output.

Port or control mode can be selected as the operation mode for each bit, specified by the port CM mode control register (PMCCM).

(a) Port mode

PCM0 and PCM1 can be set to input or output in 1-bit units using the port CM mode register (PMCM).

(b) Control mode

PCM0 and PCM1 can be set to port or control mode in 1-bit units using PMCCM.

(i) WAIT (Wait) ... Input

This control signal input pin, which inserts a data wait in a bus cycle, can be input asynchronously to the CLKOUT signal. Sampling is performed at the falling edge of the CLKOUT signal in the T2 or TW state of the bus cycle. If the setup or hold time is not secured within the sampling timing, wait insertion may not be performed.

(ii) CLKOUT (Clock output) ... Output

This is an internal system clock output pin. In single-chip mode, output is not performed by the CLKOUT pin because it is in port mode. To perform CLKOUT output, set this pin to control mode using the port CM mode control register (PMCCM). This pin performs CLKOUT output, even during the reset period, in ROMless mode.

(7) PCT0, PCT1, PCT4, PCT6 (Port CT) ... I/O

PCT0, PCT1, PCT4, and PCT6 function as a 4-bit I/O port in which input or output can be set in 1-bit units. Besides functioning as a port, in control mode, these pins operate as control signal output for when memory is expanded externally.

Port or control mode can be selected as the operation mode for each bit, specified by the port CT mode control register (PMCCT).

(a) Port mode

PCT0, PCT1, PCT4, and PCT6 can be set to input or output in 1-bit units using the port CT mode register (PMCT).

(b) Control mode

PCT0, PCT1, PCT4, and PCT6 can be set to port or control mode in 1-bit units using PMCCT.

(i) LWR (Lower byte write strobe) ... Output

This is a strobe signal that shows that the bus cycle being executed is a write cycle for SRAM, external ROM, or an external peripheral I/O area.

In the data bus, the lower byte is valid. If the bus cycle is a lower memory write, it becomes active at the falling edge of the CLKOUT signal in the T1 state and becomes inactive at the falling edge of the CLKOUT signal in the T2 state.

(ii) UWR (Higher byte write strobe) ... Output

This is a strobe signal that shows that the bus cycle being executed is a write cycle for SRAM, external ROM, or an external peripheral I/O area.

In the data bus, the higher byte is valid. If the bus cycle is a higher memory write, it becomes active at the falling edge of the CLKOUT signal in the T1 state and becomes inactive at the falling edge of the CLKOUT signal in the T2 state.

(iii) RD (Read strobe) ... Output

This is a strobe signal that shows that the bus cycle being executed is a read cycle for SRAM, external ROM, or external peripheral I/O. It is inactive in the idle state (TI).

(iv) ASTB (Address strobe) ... Output

This is the external address bus latch strobe signal output pin.

Output becomes low level in synchronization with the falling edge of the clock in the T1 state of the bus cycle, and high level in synchronization with the falling edge of the clock in the T3 state.

(8) PDH0 to PDH5 (Port DH) ... I/O

PDH0 to PDH5 function as a 6-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode (external expansion mode), these pins operate as the address bus (A16 to A21) for when memory is expanded externally.

Port or control mode can be selected as the operation mode for each bit, specified by the port DH mode control register (PMCDH).

(a) Port mode

PDH0 to PDH5 can be set to input or output in 1-bit units using the port DH mode register (PMDH).

(b) Control mode

PDH0 to PDH5 can be specified as A16 to A21 using PMCDH.

(i) A16 to A21 (Address) ... Output

These pins output the higher 6-bit address of the 22-bit address in the address bus on an external access.

(9) PDL0 to PDL15 (Port DL) ... I/O

PDL0 to PDL15 function as a 16-bit I/O port in which input or output can be set in 1-bit units. Besides functioning as a port, in control mode (external expansion mode), these pins operate as the address/data bus (AD0 to AD15) for when memory is expanded externally.

Port or control mode can be selected as the operation mode for each bit, specified by the port DL mode control register (PMCDL).

(a) Port mode

PDL0 to PDL15 can be set to input or output in 1-bit units using the port DL mode register (PMDL).

(b) Control mode

PDL0 to PDL15 can be specified as AD0 to AD15 using PMCDL.

(i) AD0 to AD15 (Address/data bus) ... I/O

This is a multiplexed bus for addresses or data on an external access. When used for addresses (T1 state) these pins output A0 to A15 of the 22-bit address, and when used for data (T2, TW, T3) they are 16-bit data I/O bus pins.

(10) TO000 to TO005 (Timer output) ... Output

These pins output the pulse signal of timer 00.

(11) TO010 to TO015 (Timer output) ... Output

These pins output the pulse signal of timer 01.

(12) ANI00 to ANI05, ANI10 to ANI17 (Analog input) ... Input

These pins input analog signals to the A/D converter.

(13) CKSEL (Clock generator operating mode select) ... Input

This is the input pin that specifies the operation mode of the clock generator. Fix this pin so that the input level does not change during operation.

(14) MODE0, MODE1 (Mode) ... Input

These are the input pins that specify the operation mode. Operation modes are broadly divided into normal operation modes and flash memory programming mode. The normal operation modes are single-chip mode and ROMless mode (see **3.3 Operation Modes** for details). The operation mode is determined by sampling the status of each of the MODE0 and MODE1 pins on a reset.

Fix these pins so that the input level does not change during operation.

(a) μPD703114

MODE1	MODE0	Operation Mode	
L	L	Normal operation mode	ROMIess mode
L	Н		Single-chip mode
Other than above		Setting prohibited	

(b) µPD70F3114

MODE1/VPP	MODE0	Operation Mode	
L	L	Normal operation mode	ROMless mode
L	н		Single-chip mode
7.8 V	н	Flash memory programming mode	
Other than above	e	Setting prohibited	

Remark L: Low-level input

H: High-level input

(15) RESET (Reset) ... Input

RESET input is asynchronous input. When a signal having a certain low level width is input in asynchronous with the operation clock, a system reset that takes precedence over all operations occurs. Besides a normal initialize or start, this signal is also used to release a standby mode (HALT, IDLE, software)

Besides a normal initialize or start, this signal is also used to release a standby mode (HALT, IDLE, software STOP).

(16) X1, X2 (Crystal)

These pins connect a resonator for system clock generation.

They can also input external clocks. In this case, connect the external clock to the X1 pin and leave the X2 pin open.

(17) CVss (Ground for clock generator)

This is the ground pin for the resonator, PLL and regulator.

(18) VDD (Power supply)

This is the 5 V system positive power supply pin for the peripheral interface.

(19) Vss (Ground)

This is the 5 V system ground pin for the peripheral interface.

(20) RVDD (Regulator power supply)

This is the positive power supply pin for the regulator. Supply 5 V system power to this pin.

- (21) Vss₃ (Ground) This is the internal 3.3 V system ground pin.
- (22) REGOUT (Regulator output) ... Output This is the regulator output pin.
- (23) REGIN (Regulator input) ... Input This is the regulator input pin. Supply 3.3 V system power to this pin.
- (24) AVDD0, AVDD1 (Analog power supply) These are the analog positive power supply pins for the A/D converter.

(25) AVsso, AVss1 (Analog ground)

These are the ground pins for the A/D converter.

2.4 Types of Pin I/O Circuits and Connection of Unused Pins


Connection of a 1 to 10 k Ω resistor is recommended when connecting to V_DD, Vss, or CVss via a resistor.

		(1/2)
Pin	I/O Circuit Type	Recommended Connection
P00/NMI	2	Connect directly to Vss.
P01/ESO0/INTP0 P02/ESO1/INTP1		
P03/ADTRG0/INTP2 P04/ADTRG1/INTP3		
P05/INTP4/TO3OFF		
P10/TIUD10/TO10	5-AC	Input: Independently connect to VDD or VSS via a resistor.
P11/TCUD10/INTP100		Output: Leave open.
P12/TCLR10/INTP101		
P20/TI2/INTP20		
P21/TO21/INTP21 to P24/TO24/INTP24		
P25/TCLR2/INTP25		
P26/TI3/TCLR3/INTP30		
P27/TO3/INTP31		
P30/RXD0		
P31/TXD0	5	
P32/RXD1/SI1	5-AC	
P33/TXD1/SO1	5	
P34/ASCK1/SCK1	5-AC	
P40/SI0		
P41/SO0	5	
P42/SCK0	5-AC	
PCM0/WAIT	5	
PCM1/CLKOUT		
PCT0/LWR		
PCT1/UWR		
PCT4/RD		
PCT6/ASTB		
PDH0/A16 to PDH5/A21		
PDL0/AD0 to PDL15/AD15		
ANI00 to ANI05	7	Connect to AVsso.
ANI10 to ANI17		Connect to AVss1.
TO000 to TO005, TO010 to TO015	4	Leave open.

		(2/2)
Pin	I/O Circuit Type	Recommended Connection
MODE0	2	_
VPP ^{Note} /MODE1		
RESET		
CKSEL		
X2	_	Leave open.
AVsso, AVss1	_	Connect to Vss.
AVDD0, AVDD1	-	Connect to VDD.
REGOUT	_	Leave open.

Note μ PD70F3114 only

2.5 Pin I/O Circuits



CHAPTER 3 CPU FUNCTION

The CPU of the V850E/IA2 is based on RISC architecture and executes almost all instructions in one clock cycle, using 5-stage pipeline control.

3.1 Features

- Minimum instruction execution time: 25 ns (@ internal 40 MHz operation)
- Memory space Program space: 64 MB Linear

Data space: 4 GB Linear

- Thirty-two 32-bit general-purpose registers
- Internal 32-bit architecture
- Five-stage pipeline control
- Multiplication/division instructions
- Saturated operation instructions
- One-clock 32-bit shift instruction
- · Load/store instructions in long/short format
- Four types of bit manipulation instructions
 - SET1
 - CLR1
 - NOT1
 - TST1

3.2 CPU Register Set

The registers of the V850E/IA2 can be classified into two categories: a general-purpose program register set and a dedicated system register set. The width of all the registers is 32 bits.

For details, refer to V850E1 Architecture User's Manual.

1) 10	gram register set	(4	zj syste	m register set
31		0	31	(
rO	(Zero register)		EIPC	(Status saving register during interrupt)
r1	(Assembler-reserved register)		EIPSW	(Status saving register during interrupt)
r2				
r3	(Stack pointer (SP))		FEPC	(Status saving register during NMI)
r4	(Global pointer (GP))		FEPSW	(Status saving register during NMI)
r5	(Text pointer (TP))			
r6			ECR	(Interrupt source register)
r7				
r8			PSW	(Program status word)
r9				(
r10			СТРС	(Status saving register during CALLT execution)
r11			CTPSW	
r12		1	011.000	(Claude Saving register during CALET Execution)
r13				
r14			DBPC	(Status saving register during exception/debug trap)
r15			DBPSW	(Status saving register during exception/debug trap)
r16				
r17			СТВР	(CALLT base pointer)
r18				
r19				
r20				
r21				
r22				
r23				
r24				
r25				
r26				
r27				
r28		1		
r29				
r30	(Element pointer (EP))	1		
r31	(Link pointer (LP))	1		
		_		
31		0		
PC	(Program counter)	7		

3.2.1 Program register set

The program register set includes general-purpose registers and a program counter.

(1) General-purpose registers

Thirty-two general-purpose registers, r0 to r31, are available. Any of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions, and care must be exercised when using these registers. r0 is a register that always holds 0, and is used for operations using 0 and offset 0 addressing. r30 is used, by means of the SLD and SST instructions, as a base pointer for when memory is accessed. Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost. The contents must be restored to these registers after they have been used. r2 is sometimes used by a real-time OS. r2 can be used as a register for variables when it is not being used by the real-time OS.


Name	Usage	Operation
rO	Zero register	Always holds 0
r1	Assembler-reserved register	Working register for generating address
r2	Address/data variable register	r (when not being used by the real-time OS)
r3	Stack pointer	Used to generate stack frame when function is called
r4	Global pointer	Used to access global variable in data area
r5	Text pointer	Register to indicate the start of the text area (where program code is located)
r6 to r29	Address/data variable registers	
r30	Element pointer	Base pointer for generating address when memory is accessed
r31	Link pointer	Used by compiler when calling function
PC	Program counter	Holds instruction address during program execution

Table 3-1. Program Registers

Remark For detailed descriptions of r1, r3 to r5, and r31, which are used by the assembler and C compiler, refer to CA850 (C Compiler Package) Assembly Language User's Manual (U10543E).

(2) Program counter (PC)

This register holds the instruction address during program execution. The lower 26 bits of this register are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to 26, it is ignored. Bit 0 is fixed to 0, and branching to an odd address cannot be performed.



3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.


To read/write these system registers, specify a system register number indicated below using the system register load/store instruction (LDSR or STSR instruction).

No.	System Register Name	Operand S	pecification
		LDSR Instruction	STSR Instruction
0	Status saving register during interrupt (EIPC) ^{Note 1}	0	0
1	Status saving register during interrupt (EIPSW)	0	0
2	Status saving register during NMI (FEPC)	0	0
3	Status saving register during NMI (FEPSW)	0	0
4	Interrupt source register (ECR)	×	0
5	Program status word (PSW)	0	0
6 to 15	Reserved number for future function expansion (operations that access these register numbers cannot be guaranteed).	×	×
16	Status saving register during CALLT execution (CTPC)	0	0
17	Status saving register during CALLT execution (CTPSW)	0	0
18	Status saving register during exception/debug trap (DBPC)	O ^{Note 2}	0
19	Status saving register during exception/debug trap (DBPSW)	O ^{Note 2}	0
20	CALLT base pointer (CTBP)	0	0
21 to 31	Reserved number for future function expansion (operations that access these register numbers cannot be guaranteed).	×	×

Table 3-2. System Register Numbers

- **Notes 1.** Because this register has only one set, to allow multiple interrupts, it is necessary to save this register by program.
 - 2. Access is only possible when the DBTRAP instruction is executed.
- Caution Even if bit 0 of EIPC, FEPC, or CTPC is set to 1 with the LDSR instruction, bit 0 will be ignored when the program is returned by the RETI instruction after interrupt servicing (because bit 0 of the PC is fixed to 0). When setting the value of EIPC, FEPC, or CTPC, use an even value (bit 0 = 0).
- Remark O: Access allowed
 - ×: Access prohibited

(1) Interrupt source register (ECR)



(2) Program status word (PSW)

PSW		8 7 6 5 4 3 2 1 0 RFU NP EP ID SAT CY OV S Z After reset 00000020H	
Bit position	Flag	Function	
31 to 8	RFU	Reserved field (fixed to 0).	
7	NP	 Indicates that non-maskable interrupt (NMI) servicing is in progress. This flag is set when an NMI is acknowledged, and disables multiple interrupts. 0: NMI servicing not under execution. 1: NMI servicing under execution. 	
6	EP	 Indicates that exception processing is in progress. This flag is set when an exception is generated. Moreover, interrupt requests can be acknowledged when this bit is set. 0: Exception processing not under execution. 1: Exception processing under execution. 	
5	ID	Displays whether a maskable interrupt request can be acknowledged or not. 0: Interrupt enabled (EI). 1: Interrupt disabled (DI).	
4	SAT ^{Note}	Displays that the operation result of a saturated operation processing instruction is saturated due to overflow. Due to the cumulative flag, if the operation result is saturated by the saturation operation instruction, this bit is set (1), but is not cleared (0) even if the operation results of subsequent instructions are not saturated. To clear (0) this bit, load the data in PSW. Note that in a general arithmetic operation, this bit is neither set (1) nor cleared (0). 0: Not saturated. 1: Saturated.	
3	CY	 This flag is set if a carry or borrow occurs as result of an operation (if a carry or borrow does not occur, it is reset). 0: Carry or borrow does not occur. 1: Carry or borrow occurs. 	
2	OV ^{Note}	 This flag is set if an overflow occurs during operation (if an overflow does not occur, it is reset). 0: Overflow does not occur. 1: Overflow occurs. 	
1	S ^{Note}	 This flag is set if the result of an operation is negative (it is reset if the result is positive). 0: The operation result was positive or 0. 1: The operation result was negative. 	
0 Z		 This flag is set if the result of an operation is zero (if the result is not zero, it is reset). 0: The operation result was not 0. 1: The operation result was 0. 	

Note The result of a saturation-processed operation is determined by the contents of the OV and S flags during the saturation operation. Simply setting the OV flag (1) will set the SAT flag (1) in a saturation operation.

Status of operation result	Flag status			Saturation-processed	
	S	OV	SAT	operation result	
Maximum positive value exceeded	1	1	0	7FFFFFFH	
Maximum negative value exceeded	1	1	1	8000000H	
Positive (not exceeding the maximum)	Retain the value	0	0	Operation result itself	
Negative (not exceed the maximum)	before operation		1		

3.3 Operation Modes

3.3.1 Operation modes

The V850E/IA2 has the following operation modes. Mode specification is carried out by the MODE0 and MODE1 pins.

(1) Normal operation mode

(a) Single-chip mode

Access to the internal ROM is enabled.

In single-chip mode, after the system reset is cleared, each pin related to the bus interface enters the port mode, program execution branches to the reset entry address of the internal ROM, and instruction processing starts. By setting the PMCDH, PMCDL, PMCCT, and PMCCM registers to control mode by instruction, an external device can be connected to the external memory area.

(b) ROMless mode

After the system reset is cleared, each pin related to the bus interface enters the control mode, program execution branches to the external device's (memory) reset entry address, and instruction processing starts. Fetching of instructions and data access for internal ROM becomes impossible. In ROMless mode, the data bus is a 16-bit data bus.

(2) Flash memory programming mode (µPD70F3114 only)

If this mode is specified, it becomes possible for the flash programmer to run a program to the internal flash memory.

The initial values of the registers differ depending on the mode.

Op	Operation Mode		PMCDL	PMCCT	PMCCM	BSC
Normal	ROMless mode	FFH	FFFFH	53H	03H	5555H
operation mode	Single-chip mode	00H	0000H	00H	00H	5555H

3.3.2 Operation mode specification

The operation mode is specified according to the status of the MODE0 and MODE1 pins. In an application system, fix the specification of these pins and do not change them during operation. Operation is not guaranteed if these pins are changed during operation.

(a) μPD703114

MODE1	MODE0	Operation Mode		Remark	
L	L	Normal operation mode ROMless mode		16-bit data bus	
L	Н		Single-chip mode	Internal ROM area is allocated from address 000000H.	
Other than above		Setting prohibited			

(b) µPD70F3114

MODE1/VPP	MODE0	Operation Mode Re		Remark
L	L	Normal operation mode	ROMIess mode	16-bit data bus
L	Н		Single-chip mode	Internal ROM area is allocated from address 000000H.
7.8 V	Н	Flash memory programming mode		_
Other than above		Setting prohibited		

Remarks L: Low-level input

H: High-level input

3.4 Address Space

3.4.1 CPU address space

The V850E1 CPU of the V850E/IA2 is of 32-bit architecture and supports up to 4 GB of linear address space (data space) during operand addressing (data access). Also, in instruction address addressing, a maximum of 64 MB of linear address space (program space) is supported.

Figure 3-1 shows the CPU address space.




Figure 3-1. CPU Address Space

3.4.2 Image

16 images, each containing a 256 MB physical address space, are seen in the 4 GB CPU address space. In actuality, the same 256 MB physical address space is accessed regardless of the values of bits 31 to 28 of the CPU address. Figure 3-2 shows the image of the virtual addressing space.

Physical address x0000000H can be seen as CPU address 00000000H, and in addition, can be seen as address 10000000H, address 20000000H, ..., address E0000000H, or address F0000000H.




Figure 3-2. Image on Address Space


3.4.3 Wrap-around of CPU address space

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Even if a carry or borrow occurs from bit 25 to 26 as a result of branch address calculation, the higher 6 bits ignore the carry or borrow.

Therefore, the lower-limit address of the program space, address 00000000H, and the upper-limit address 03FFFFFFH become contiguous addresses. Wrap-around refers to a situation like this whereby the lower-limit address and upper-limit address become contiguous.


Caution Access to the 4 KB area of addresses 03FFF000H to 03FFFFFFH is prohibited. Operation is not guaranteed if this area is accessed.



(2) Data space

The result of an operand address calculation that exceeds 32 bits is ignored.

Therefore, the lower-limit address of the program space, address 00000000H, and the upper-limit address FFFFFFFH are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.



3.4.4 Memory map

The V850E/IA2 reserves areas as shown in Figure 3-3. Each mode is specified by the MODE0 and MODE1 pins.




Figure 3-3. Memory Map


3.4.5 Area

(1) Internal ROM/internal flash memory area

(a) Memory map

1 MB of internal ROM/internal flash memory area, addresses 00000H to FFFFFH, is reserved. Actually, internal ROM/internal flash memory of 128 KB is mapped to addresses 000000H to 01FFFFH. Addresses 020000H to 0FFFFFH are undefined.





(b) Interrupt/exception table

The V850E/IA2 increases the interrupt response speed by assigning handler addresses corresponding to interrupts/exceptions.

The collection of these handler addresses is called an interrupt/exception table, which is located in the internal ROM area. When an interrupt/exception request is acknowledged, execution jumps to the handler address, and the program written at that memory location is executed. Table 3-3 shows the sources of interrupts/exceptions, and the corresponding addresses.

Remark When in ROMless mode, in order to resume correct operation after reset, provide a handler address to the reset routine at address 0 of the external memory.

Start Address of Interrupt/Exception Table	Interrupt/Exception Source	Start Address of Interrupt/Exception Table	Interrupt/Exception Source
0000000H	RESET	00000230H	INTP24/INTCC24
00000010H	NMIO	00000240H	INTP25/INTCC25
00000040H	TRAP0n (n = 0 to F)	00000250H	INTTM3
00000050H	TRAP1n (n = 0 to F)	00000260H	INTP30/INTCC30
0000060H	ILGOP/DBG0	00000270H	INTP31/INTCC31
0000080H	INTP0	00000280H	INTCM4
00000090H	INTP1	00000290H	INTDMA0
000000A0H	INTP2	000002A0H	INTDMA1
000000B0H	INTP3	000002B0H	INTDMA2
00000C0H	INTP4	000002C0H	INTDMA3
000000F0H	INTDET0	00000310H	INTCSI0
00000100H	INTDET1	00000320H	INTCSI1
00000110H	INTTM00	00000330H	INTSR0
00000120H	INTCM003	00000340H	INTSTO
00000130H	INTTM01	00000350H	INTSER0
00000140H	INTCM013	00000360H	INTSR1
00000150H	INTP100/INTCC100	00000370H	INTST1
00000160H	INTP101/INTCC101	000003A0H	INTAD0
00000170H	INTCM100	000003B0H	INTAD1
00000180H	INTCM101	000003F0H	INTCM010
000001D0H	INTTM20	00000400H	INTCM011
000001E0H	INTTM21	00000410H	INTCM012
000001F0H	INTP20/INTCC20	00000420H	INTCM014
00000200H	INTP21/INTCC21	00000430H	INTCM015
00000210H	INTP22/INTCC22	00000440H	INTCM004
00000220H	INTP23/INTCC23	00000450H	INTCM005

Table 3-3. Interrupt/Exception Table


(2) Internal RAM area

12 KB of memory, addresses FFFC000H to FFFEFFFH, are reserved for the internal RAM area.

The 12 KB area of 3FFC000H to 3FFEFFFH can be seen as an image of FFFC000H to FFFEFFFH.

In the V850E/IA2, 6 KB of memory, addresses FFFC000H to FFFD7FFH, are provided as physical internal RAM.


Access to the area of addresses FFFD800H to FFFEFFFH is prohibited.



(3) On-chip peripheral I/O area

4 KB of memory, addresses FFFF000H to FFFFFFH, are provided as an on-chip peripheral I/O area. An image of addresses FFFF000H to FFFFFFH can be seen in the area between addresses 3FFF000H and 3FFFFFFH^{Note}.

Note Access to the area of addresses 3FFF000H to 3FFFFFFH is prohibited. To access the on-chip peripheral I/O, specify addresses FFFF000H to FFFFFFH.



On-chip peripheral I/O registers associated with the operation mode specification and the state monitoring for the on-chip peripheral I/O are all memory-mapped to the on-chip peripheral I/O area. Program fetches cannot be executed from this area.

- Cautions 1. The least significant bit of an address is not decoded. Therefore, if byte access is executed in the register at an odd address (2n + 1), the register at the even address (2n) will be accessed because of the hardware specification.
 - 2. In the V850E/IA2, no registers exist that are capable of word access, but if a register is word accessed, halfword access is performed twice in the order of lower address, then higher address of the word area, ignoring the lower 2 bits of the address.
 - 3. For registers in which byte access is possible, if halfword access is executed, the higher 8 bits become undefined during the read operation, and the lower 8 bits of data are written to the register during the write operation.
 - 4. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.
 - 5. Addresses 3FFF000H to 3FFFFFH cannot be specified as the source/destination address of DMA transfer. Be sure to use addresses FFFF000H to FFFFFFH for the source/destination address of DMA transfer.

(4) External memory area

4 MB are available for external memory area.

- Single-chip mode: x100000H to x3FFFFFH
- ROMIess mode: x000000H to x3FFFFFH

Note that the internal ROM, internal RAM, and on-chip peripheral I/O areas cannot be accessed as external memory areas.

3.4.6 External memory expansion

By setting the port n mode control register (PMCn) to control mode, an external device can be connected to the external memory space using each pin of ports DH, DL, CT, and CM. Each register is set by selecting control mode for each pin of these ports using PMCn (n = DH, DL, CT, CM).

Note that the status after reset differs as shown below in accordance with the operating mode specification set by the MODE0 and MODE1 pins (refer to **3.3 Operation Modes** for details of the operation modes).

(a) In the case of ROMIess mode

Because each pin of ports DH, DL, CT, and CM enters control mode following a reset, external memory can be used without making changes to the port n mode control register (PMCn) (the external data bus width is 16 bits).

(b) In the case of single-chip mode

Since the internal ROM area is accessed after a reset, each pin of ports DH, DL, CT, and CM enters the port mode, and external devices cannot be used.

To use external memory, set the port n mode control register (PMCn).

 $\textbf{Remark} \quad n = DH, \, DL, \, CT, \, CM$

3.4.7 Recommended use of address space

The architecture of the V850E/IA2 requires that a register that serves as a pointer be secured for address generation when accessing operand data in the data space. Operand data access from instruction can be directly executed at the address in this pointer register \pm 32 KB. However, because there is a limit to which general-purpose registers are used as a pointer register, by minimizing the deterioration of address calculation performance when changing the pointer value, the number of usable general-purpose registers for handling variables is maximized, and the program size can be saved.


To enhance the efficiency of using the pointer in connection with of the memory map of the V850E/IA2, the following points are recommended.

(1) Program space

Of the 32 bits of the program counter (PC), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Therefore, a contiguous 64 MB space, starting from address 00000000H, unconditionally corresponds to the memory map of the program space.

(2) Data space


For the efficient use of resources that make use of the wrap-around feature of the data space, the continuous 16 MB address spaces 0000000H to 00FFFFFH and FF000000H to FFFFFFFH of the 4 GB CPU are used as the data space. With the V850E/IA2, a 256 MB physical address space is seen as 16 images in the 4 GB CPU address space. The highest bit (bit 25) of this 26-bit address is assigned as address sign-extended to 32 bits.



Example Application of wrap-around

When R = r0 (zero register) is specified with the LD/ST disp16 [R] instruction, an addressing range of 00000000H ±32 KB can be referenced by the sign-extended disp 16. By mapping the external memory in the 16 KB area in the figure, all resources including internal hardware can be accessed with one pointer.

The zero register (r0) is a register set to 0 by the hardware, and eliminates the need for additional registers for the pointer.





Remarks 1. The arrows indicate the recommended area.

2. This is a recommended memory map when the V850E/IA2 is set to single-chip mode, and used in external expansion mode.

(1/10)R/W Bit Units for Manipulation After Reset Address Function Register Name Symbol 1 Bit 8 Bits 16 Bits FFFFF004H Port DL PDL R/W $\sqrt{}$ Undefined FFFFF004H PDLL $\sqrt{}$ $\sqrt{}$ Port DLL R/W Undefined $\sqrt{}$ FFFFF005H Port DLH PDLH R/W $\sqrt{}$ Undefined $\sqrt{}$ $\sqrt{}$ FFFFF006H Port DH PDH R/W Undefined $\sqrt{}$ **FFFFF00AH** Port CT PCT R/W $\sqrt{}$ Undefined $\sqrt{}$ FFFFF00CH PCM R/W $\sqrt{}$ Port CM Undefined $\sqrt{}$ FFFFH FFFFF024H Port DL mode register PMDL R/W $\sqrt{}$ FFFFF024H Port DL mode register L PMDLL R/W $\sqrt{}$ FFH $\sqrt{}$ FFFFF025H PMDLH R/W $\sqrt{}$ FFH Port DL mode register H $\sqrt{}$ FFFFF026H PMDH R/W $\sqrt{}$ Port DH mode register FFH $\sqrt{}$ FFFFF02AH PMCT $\sqrt{}$ Port CT mode register R/W FFH $\sqrt{}$ FFFFF02CH PMCM R/W $\sqrt{}$ FFH Port CM mode register FFFFF044H Port DL mode control register PMCDL R/W $\sqrt{}$ 0000H/FFFFH $\sqrt{}$ FFFFF044H PMCDLL R/W $\sqrt{}$ 00H/FFH Port DL mode control register L $\sqrt{}$ $\sqrt{}$ FFFFF045H Port DL mode control register H PMCDLH R/W 00H/FFH $\sqrt{}$ FFFFF046H PMCDH R/W $\sqrt{}$ 00H/FFH Port DH mode control register $\sqrt{}$ $\sqrt{}$ FFFFF04AH PMCCT R/W 00H/53H Port CT mode control register $\sqrt{}$ $\sqrt{}$ FFFFF04CH Port CM mode control register PMCCM R/W 00H/03H FFFF060H Chip area select control register 0 CSC0 R/W $\sqrt{}$ 2C11H $\sqrt{}$ FFFFF062H CSC1 R/W 2C11H Chip area select control register 1 FFFFF066H BSC R/W $\sqrt{}$ 5555H Bus size configuration register $\sqrt{}$ FFFFF06EH VSWC R/W 77H System wait control register FFFFF080H DMA source address register 0L DSA0L R/W $\sqrt{}$ Undefined $\sqrt{}$ FFFFF082H DSA0H R/W Undefined DMA source address register 0H FFFFF084H **DDA0L** R/W $\sqrt{}$ Undefined DMA destination address register 0L FFFFF086H $\sqrt{}$ Undefined DMA destination address register 0H DDA0H R/W $\sqrt{}$ FFFFF088H Undefined DMA source address register 1L DSA1L R/W $\sqrt{}$ FFFFF08AH DMA source address register 1H DSA1H R/W Undefined FFFFF08CH DDA1L R/W $\sqrt{}$ Undefined DMA destination address register 1L $\sqrt{}$ FFFFF08EH Undefined DMA destination address register 1H DDA1H R/W $\sqrt{}$ FFFFF090H DMA source address register 2L DSA2L R/W Undefined $\sqrt{}$ FFFFF092H DMA source address register 2H DSA2H R/W Undefined FFFFF094H DMA destination address register 2L DDA2L R/W $\sqrt{}$ Undefined FFFFF096H DDA2H $\sqrt{}$ Undefined DMA destination address register 2H R/W $\sqrt{}$ FFFFF098H DMA source address register 3L DSA3L R/W Undefined FFFFF09AH DSA3H R/W $\sqrt{}$ Undefined DMA source address register 3H FFFFF09CH **DDA3L** R/W $\sqrt{}$ Undefined DMA destination address register 3L

3.4.8 On-chip peripheral I/O registers

Address		Function Register Name	Symbol	ool R/W	Bit Units for Manipulation			After Reset
					1 Bit	8 Bits	16 Bits	
F	FFFF09EH	DMA destination address register 3H	DDA3H	R/W			\checkmark	Undefined
F	FFFF0C0H	DMA transfer count register 0	DBC0	R/W			\checkmark	Undefined
F	FFFF0C2H	DMA transfer count register 1	DBC1	R/W			\checkmark	Undefined
F	FFFF0C4H	DMA transfer count register 2	DBC2	R/W			\checkmark	Undefined
F	FFFF0C6H	DMA transfer count register 3	DBC3	R/W			\checkmark	Undefined
F	FFFF0D0H	DMA addressing control register 0	DADC0	R/W			\checkmark	0000H
F	FFFF0D2H	DMA addressing control register 1	DADC1	R/W			\checkmark	0000H
F	FFFF0D4H	DMA addressing control register 2	DADC2	R/W			\checkmark	0000H
F	FFFF0D6H	DMA addressing control register 3	DADC3	R/W			\checkmark	0000H
F	FFFF0E0H	DMA channel control register 0	DCHC0	R/W	\checkmark	\checkmark		00H
F	FFFF0E2H	DMA channel control register 1	DCHC1	R/W	\checkmark	\checkmark		00H
F	FFFF0E4H	DMA channel control register 2	DCHC2	R/W	\checkmark	\checkmark		00H
F	FFFF0E6H	DMA channel control register 3	DCHC3	R/W	\checkmark	\checkmark		00H
F	FFFF0F0H	DMA disable status register	DDIS	R		\checkmark		00H
F	FFFF0F2H	DMA restart register	DRST	R/W		\checkmark		00H
FI	FFFF100H	Interrupt mask register 0	IMR0	R/W			\checkmark	FFFFH
	FFFFF100H	Interrupt mask register 0L	IMR0L	R/W		\checkmark		FFH
	FFFFF101H	Interrupt mask register 0H	IMR0H	R/W		\checkmark		FFH
F	FFFF102H	Interrupt mask register 1	IMR1	R/W			\checkmark	FFFFH
	FFFFF102H	Interrupt mask register 1L	IMR1L	R/W	\checkmark	\checkmark		FFH
	FFFFF103H	Interrupt mask register 1H	IMR1H	R/W	\checkmark	\checkmark		FFH
F	FFFF104H	Interrupt mask register 2	IMR2	R/W			\checkmark	FFFFH
	FFFFF104H	Interrupt mask register 2L	IMR2L	R/W		\checkmark		FFH
	FFFFF105H	Interrupt mask register 2H	IMR2H	R/W		\checkmark		FFH
F	FFFF106H	Interrupt mask register 3	IMR3	R/W			\checkmark	FFFFH
	FFFFF106H	Interrupt mask register 3L	IMR3L	R/W		\checkmark		FFH
	FFFFF107H	Interrupt mask register 3H	IMR3H	R/W		\checkmark		FFH
F	FFFF110H	Interrupt control register	P0IC0	R/W		\checkmark		47H
F	FFFF112H	Interrupt control register	P0IC1	R/W	\checkmark	\checkmark		47H
F	FFFF114H	Interrupt control register	P0IC2	R/W	\checkmark	\checkmark		47H
F	FFFF116H	Interrupt control register	P0IC3	R/W	\checkmark	\checkmark		47H
F	FFFF118H	Interrupt control register	P0IC4	R/W	\checkmark	\checkmark		47H
F	FFFF11EH	Interrupt control register	DETIC0	R/W	\checkmark	\checkmark		47H
FFFFF120H		Interrupt control register	DETIC1	R/W	\checkmark	\checkmark		47H
F	FFFF122H	Interrupt control register	TM0IC0	R/W	\checkmark	\checkmark		47H
F	FFFF124H	Interrupt control register	CM03IC0	R/W	\checkmark	\checkmark		47H
F	FFFF126H	Interrupt control register	TM0IC1	R/W	\checkmark	\checkmark		47H
F	FFFF128H	Interrupt control register	CM03IC1	R/W				47H

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	After Reset
				1 Bit	8 Bits	16 Bits	
FFFFF12AH	Interrupt control register	CC10IC0	R/W		\checkmark		47H
FFFFF12CH	Interrupt control register	CC10IC1	R/W		\checkmark		47H
FFFFF12EH	Interrupt control register	CM10IC0	R/W		\checkmark		47H
FFFFF130H	Interrupt control register	CM10IC1	R/W		\checkmark		47H
FFFFF13AH	Interrupt control register	TM2IC0	R/W		\checkmark		47H
FFFFF13CH	Interrupt control register	TM2IC1	R/W				47H
FFFFF13EH	Interrupt control register	CC2IC0	R/W				47H
FFFFF140H	Interrupt control register	CC2IC1	R/W				47H
FFFFF142H	Interrupt control register	CC2IC2	R/W		\checkmark		47H
FFFFF144H	Interrupt control register	CC2IC3	R/W		\checkmark		47H
FFFFF146H	Interrupt control register	CC2IC4	R/W		\checkmark		47H
FFFFF148H	Interrupt control register	CC2IC5	R/W		\checkmark		47H
FFFFF14AH	Interrupt control register	TM3IC0	R/W		\checkmark		47H
FFFFF14CH	Interrupt control register	CC3IC0	R/W		\checkmark		47H
FFFFF14EH	Interrupt control register	CC3IC1	R/W		\checkmark		47H
FFFFF150H	Interrupt control register	CM4IC0	R/W		\checkmark		47H
FFFFF152H	Interrupt control register	DMAIC0	R/W		\checkmark		47H
FFFFF154H	Interrupt control register	DMAIC1	R/W		\checkmark		47H
FFFFF156H	Interrupt control register	DMAIC2	R/W		\checkmark		47H
FFFFF158H	Interrupt control register	DMAIC3	R/W		\checkmark		47H
FFFFF162H	Interrupt control register	CSIIC0	R/W		\checkmark		47H
FFFFF164H	Interrupt control register	CSIIC1	R/W		\checkmark		47H
FFFFF166H	Interrupt control register	SRIC0	R/W		\checkmark		47H
FFFFF168H	Interrupt control register	STIC0	R/W		\checkmark		47H
FFFFF16AH	Interrupt control register	SEIC0	R/W		\checkmark		47H
FFFFF16CH	Interrupt control register	SRIC1	R/W		\checkmark		47H
FFFFF16EH	Interrupt control register	STIC1	R/W		\checkmark		47H
FFFFF174H	Interrupt control register	ADIC0	R/W		\checkmark		47H
FFFFF176H	Interrupt control register	ADIC1	R/W		\checkmark		47H
FFFFF17EH	Interrupt control register	CM00IC1	R/W		\checkmark		47H
FFFFF180H	Interrupt control register	CM01IC1	R/W		\checkmark		47H
FFFFF182H	Interrupt control register	CM02IC1	R/W		\checkmark		47H
FFFFF184H	Interrupt control register	CM04IC1	R/W		\checkmark		47H
FFFFF186H	Interrupt control register	CM05IC1	R/W		\checkmark		47H
FFFFF188H	Interrupt control register	CM04IC0	R/W		\checkmark		47H
FFFFF18AH	Interrupt control register	CM05IC0	R/W		\checkmark		47H
FFFFF1FAH	In-service priority register	ISPR	R		\checkmark		00H
FFFFF1FCH	Command register	PRCMD	W	1			Undefined

	Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	After Reset	
					1 Bit	8 Bits	16 Bits	
F	FFFF1FEH	Power-saving control register	PSC	R/W		\checkmark		00H
F	FFFF200H	A/D scan mode register 00	ADSCM00	R/W			\checkmark	0000H
	FFFFF200H	A/D scan mode register 00L	ADSCM00L	R/W		\checkmark		00H
	FFFFF201H	A/D scan mode register 00H	ADSCM00H	R/W		\checkmark		00H
F	FFFF202H	A/D scan mode register 01	ADSCM01	R/W			\checkmark	0000H
	FFFFF202H	A/D scan mode register 01L	ADSCM01L	R		\checkmark		00H
FFFFF203H		A/D scan mode register 01H	ADSCM01H	R/W		\checkmark		00H
F	FFFF204H	A/D voltage detection mode register 0	ADETM0	R/W			\checkmark	0000H
	FFFFF204H	A/D voltage detection mode register 0L	ADETMOL	R/W		\checkmark		00H
	FFFFF205H	A/D voltage detection mode register 0H	ADETMOH	R/W		\checkmark		00H
F	FFFF210H	A/D conversion result register 00	ADCR00	R			\checkmark	0000H
F	FFFF212H	A/D conversion result register 01	ADCR01	R			\checkmark	0000H
F	FFFF214H	A/D conversion result register 02	ADCR02	R			\checkmark	0000H
F	FFFF216H	A/D conversion result register 03	ADCR03	R			\checkmark	0000H
F	FFFF218H	A/D conversion result register 04	ADCR04	R			\checkmark	0000H
F	FFFF21AH	A/D conversion result register 05	ADCR05	R			\checkmark	0000H
F	FFFF240H	A/D scan mode register 10	ADSCM10	R/W			\checkmark	0000H
	FFFFF240H	A/D scan mode register 10L	ADSCM10L	R/W		\checkmark		00H
	FFFFF241H	A/D scan mode register 10H	ADSCM10H	R/W		\checkmark		00H
F	FFFF242H	A/D scan mode register 11	ADSCM11	R/W			\checkmark	0000H
	FFFFF242H	A/D scan mode register 11L	ADSCM11L	R		\checkmark		00H
	FFFFF243H	A/D scan mode register 11H	ADSCM11H	R/W		\checkmark		00H
F	FFFF244H	A/D voltage detection mode register 1	ADETM1	R/W			\checkmark	0000H
	FFFFF244H	A/D voltage detection mode register 1L	ADETM1L	R/W		\checkmark		00H
	FFFFF245H	A/D voltage detection mode register 1H	ADETM1H	R/W		\checkmark		00H
F	FFFF250H	A/D conversion result register 10	ADCR10	R			\checkmark	0000H
F	FFFF252H	A/D conversion result register 11	ADCR11	R			\checkmark	0000H
F	FFFF254H	A/D conversion result register 12	ADCR12	R			\checkmark	0000H
F	FFFF256H	A/D conversion result register 13	ADCR13	R			\checkmark	0000H
F	FFFF258H	A/D conversion result register 14	ADCR14	R			\checkmark	0000H
F	FFFF25AH	A/D conversion result register 15	ADCR15	R			\checkmark	0000H
F	FFFF25CH	A/D conversion result register 16	ADCR16	R			\checkmark	0000H
FFFFF25EH		A/D conversion result register 17	ADCR17	R			\checkmark	0000H
FFFFF280H		A/D internal trigger select register 0	ITRG0	R/W	\checkmark	\checkmark		00H
FFFFF288H		A/D internal trigger select register 1	ITRG1	R/W		\checkmark		00H
FFFFF300H		Regulator control register	REGC	R/W		\checkmark		00H
FFFFF400H		Port 0	P0	R		\checkmark		Undefined
F	FFFF402H	Port 1	P1	R/W				Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	After Reset
				1 Bit	8 Bits	16 Bits	
FFFFF404H	Port 2	P2	R/W	\checkmark	\checkmark		Undefined
FFFFF406H	Port 3	P3	R/W	\checkmark	\checkmark		Undefined
FFFFF408H	Port 4	P4	R/W	\checkmark	\checkmark		Undefined
FFFFF422H	Port 1 mode register	PM1	R/W	\checkmark	\checkmark		FFH
FFFFF424H	Port 2 mode register	PM2	R/W	\checkmark	\checkmark		FFH
FFFFF426H	Port 3 mode register	PM3	R/W	\checkmark	\checkmark		FFH
FFFFF428H	Port 4 mode register	PM4	R/W	\checkmark	\checkmark		FFH
FFFFF442H	Port 1 mode control register	PMC1	R/W	\checkmark	\checkmark		00H
FFFFF444H	Port 2 mode control register	PMC2	R/W	\checkmark	\checkmark		00H
FFFFF446H	Port 3 mode control register	PMC3	R/W	\checkmark	\checkmark		00H
FFFFF448H	Port 4 mode control register	PMC4	R/W	\checkmark	\checkmark		00H
FFFFF462H	Port 1 function control register	PFC1	R/W	\checkmark	\checkmark		00H
FFFFF464H	Port 2 function control register	PFC2	R/W	\checkmark	\checkmark		00H
FFFFF466H	Port 3 function control register	PFC3	R/W	\checkmark	\checkmark		00H
FFFFF480H	Bus cycle type configuration register 0	BCT0	R/W			\checkmark	ССССН
FFFFF482H	Bus cycle type configuration register 1	BCT1	R/W			\checkmark	ССССН
FFFFF484H	Data wait control register 0	DWC0	R/W			\checkmark	3333H
FFFFF486H	Data wait control register 1	DWC1	R/W			\checkmark	3333H
FFFFF488H	Address wait control register	AWC	R/W			\checkmark	0000H
FFFFF48AH	Bus cycle control register	BCC	R/W			\checkmark	ААААН
FFFF540H	Timer 4	TM4	R			\checkmark	0000H
FFFFF542H	Compare register 4	CM4	R/W			\checkmark	0000H
FFFF544H	Timer control register 4	TMC4	R/W	\checkmark	\checkmark		00H
FFFF570H	Dead time timer reload register 0	DTRR0	R/W			\checkmark	0FFFH
FFFF572H	Buffer register CM00	BFCM00	R/W			\checkmark	FFFFH
FFFFF574H	Buffer register CM01	BFCM01	R/W			\checkmark	FFFFH
FFFF576H	Buffer register CM02	BFCM02	R/W			\checkmark	FFFFH
FFFF578H	Buffer register CM03	BFCM03	R/W			\checkmark	FFFFH
FFFF57AH	Timer control register 00	TMC00	R/W			\checkmark	0508H
FFFF57AH	Timer control register 00L	TMC00L	R/W	\checkmark	\checkmark		08H
FFFF57BH	Timer control register 00H	TMC00H	R/W	\checkmark	\checkmark		05H
FFFF57CH	Timer unit control register 00	TUC00	R/W	\checkmark			01H
FFFF57DH	Timer output mode register 0	TOMR0	R/W		\checkmark		00H
FFFFF57EH	PWM software timing output register 0	PSTO0	R/W	\checkmark	\checkmark		00H
FFFF57FH	PWM output enable register 0	POER0	R/W	\checkmark	\checkmark		00H
FFFF580H	TOMR write enable register 0	SPEC0	R/W			\checkmark	0000H
FFFF59CH	Buffer register CM04	BFCM04	R/W			\checkmark	FFFFH

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	After Reset
				1 Bit	8 Bits	16 Bits	
FFFFF59EH	Buffer register CM05	BFCM05	R/W			\checkmark	FFFFH
FFFF5B0H	Dead time timer reload register 1	DTRR1	R/W			\checkmark	0FFFH
FFFFF5B2H	Buffer register CM10	BFCM10	R/W				FFFFH
FFFFF5B4H	Buffer register CM11	BFCM11	R/W				FFFFH
FFFFF5B6H	Buffer register CM12	BFCM12	R/W				FFFFH
FFFFF5B8H	Buffer register CM13	BFCM13	R/W			\checkmark	FFFFH
FFFF5BAH	Timer control register 01	TMC01	R/W			\checkmark	0508H
FFFF5BAH	Timer control register 01L	TMC01L	R/W		\checkmark		08H
FFFF5BBH	Timer control register 01H	TMC01H	R/W		\checkmark		05H
FFFF5BCH	Timer unit control register 01	TUC01	R/W		\checkmark		01H
FFFF5BDH	Timer output mode register 1	TOMR1	R/W		\checkmark		00H
FFFF5BEH	PWM software timing output register 1	PSTO1	R/W		\checkmark		00H
FFFF5BFH	PWM output enable register 1	POER1	R/W		\checkmark		00H
FFFFF5C0H	TOMR write enable register 1	SPEC1	R/W				0000H
FFFFF5D0H	Timer 0 clock select register	PRM01	R/W		\checkmark		00H
FFFFF5D8H	Timer 1/Timer 2 clock select register	PRM02	R/W		\checkmark		00H
FFFFF5DCH	Buffer register CM14	BFCM14	R/W				FFFFH
FFFFF5DEH	Buffer register CM15	BFCM15	R/W				FFFFH
FFFFF5E0H	Timer 10	TM10	R/W				0000H
FFFFF5E2H	Compare register 100	CM100	R/W				0000H
FFFFF5E4H	Compare register 101	CM101	R/W			\checkmark	0000H
FFFFF5E6H	Capture/compare register 100	CC100	R/W				0000H
FFFFF5E8H	Capture/compare register 101	CC101	R/W				0000H
FFFF5EAH	Capture/compare control register 0	CCR0	R/W		\checkmark		00H
FFFF5EBH	Timer unit mode register 0	TUM0	R/W				00H
FFFF5ECH	Timer control register 10	TMC10	R/W		\checkmark		00H
FFFF5EDH	Signal edge select register 10	SESA10	R/W		\checkmark		00H
FFFFF5EEH	Prescaler mode register 10	PRM10	R/W		\checkmark		07H
FFFFF5EFH	Status register 0	STATUS0	R				00H
FFFF5F6H	CC101 capture input select register	CSL10	R/W				00H
FFFFF5F8H	Timer 10 noise elimination time select register	NRC10	R/W	\checkmark			00H
FFFFF620H	Timer connection select register 0	TMIC0	R/W		\checkmark		00H
FFFFF630H	Timer 2 input filter mode register 0	FEM0	R/W	\checkmark			00H
FFFFF631H	Timer 2 input filter mode register 1	FEM1	R/W		\checkmark		00H
FFFFF632H	Timer 2 input filter mode register 2	FEM2	R/W	\checkmark			00H
FFFFF633H	Timer 2 input filter mode register 3	FEM3	R/W		\checkmark		00H
FFFFF634H	Timer 2 input filter mode register 4	FEM4	R/W				00H

	Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	n After Rese
					1 Bit	8 Bits	16 Bits	
FF	FFF635H	Timer 2 input filter mode register 5	FEM5	R/W		\checkmark		00H
FF	FFF640H	Timer 2 clock stop register 0	STOPTE0	R/W			\checkmark	0000H
ſ	FFFF640H	Timer 2 clock stop register 0L	STOPTEOL	R		\checkmark		00H
ľ	FFFFF641H	Timer 2 clock stop register 0H	STOPTE0H	R/W				00H
FF	FFF642H	Timer 2 count clock/control edge select register 0	CSE0	R/W			\checkmark	0000H
	FFFF642H	Timer 2 count clock/control edge select register 0L	CSE0L	R/W	V	V		00H
	FFFF643H	Timer 2 count clock/control edge select register 0H	CSE0H	R/W	\checkmark	\checkmark		00H
FF	FFF644H	Timer 2 subchannel input event edge select register 0	SESE0	R/W			\checkmark	0000H
ſ	FFFF644H	Timer 2 subchannel input event edge select register 0L	SESEOL	R/W	\checkmark	\checkmark		00H
	FFFF645H	Timer 2 subchannel input event edge select register 0H	SESE0H	R/W	\checkmark	\checkmark		00H
FFFFF646H		Timer 2 time base control register 0	TCRE0	R/W			\checkmark	0000H
ſ	FFFFF646H	Timer 2 time base control register 0L	TCRE0L	R/W		\checkmark		00H
FFFF647H		Timer 2 time base control register 0H	TCRE0H	R/W		\checkmark		00H
FF	FFF648H	Timer 2 output control register 0	OCTLE0	R/W			\checkmark	0000H
ſ	FFFFF648H	Timer 2 output control register 0L	OCTLE0L	R/W		\checkmark		00H
Ī	FFFFF649H	Timer 2 output control register 0H	OCTLE0H	R/W		\checkmark		00H
FF	FFF64AH	Timer 2 subchannel 0, 5 capture/compare control register	CMSE050	R/W			\checkmark	0000H
FF	FFF64CH	Timer 2 subchannel 1, 2 capture/compare control register	CMSE120	R/W			\checkmark	0000H
FF	FFF64EH	Timer 2 subchannel 3, 4 capture/compare control register	CMSE340	R/W			\checkmark	0000H
FF	FFF650H	Timer 2 subchannel 1 sub capture/compare register	CVSE10	R/W			\checkmark	0000H
FF	FFF652H	Timer 2 subchannel 1 main capture/compare register	CVPE10	R			\checkmark	0000H
FF	FFF654H	Timer 2 subchannel 2 sub capture/compare register	CVSE20	R/W			\checkmark	0000H
FF	FFF656H	Timer 2 subchannel 2 main capture/compare register	CVPE20	R			\checkmark	0000H
FF	FFF658H	Timer 2 subchannel 3 sub capture/compare register	CVSE30	R/W			\checkmark	0000H
FF	FFF65AH	Timer 2 subchannel 3 main capture/compare register	CVPE30	R			\checkmark	0000H
FFFFF65CH		Timer 2 subchannel 4 sub capture/compare register	CVSE40	R/W			\checkmark	0000H

ļ	Address	Function Register Name	Symbol	R/W	Bit Units	After Reset		
					1 Bit	8 Bits	16 Bits	
FFF	FF65EH	Timer 2 subchannel 4 main capture/compare register	CVPE40	R			V	0000H
FFF	FF660H	Timer 2 subchannel 0 capture/compare register	CVSE00	R/W			\checkmark	0000H
FFF	FFF662H	Timer 2 subchannel 5 capture/compare register	CVSE50	R/W			\checkmark	0000H
FFF	FF664H	Timer 2 time base status register 0	TBSTATE0	R/W			\checkmark	0101H
F	FFFF664H	Timer 2 time base status register 0L	TBSTATEOL	R/W	\checkmark	\checkmark		01H
F	FFFF665H	Timer 2 time base status register 0H	TBSTATE0H	R/W	\checkmark	\checkmark		01H
FFFF667H FFFF668H FFFF668H		Timer 2 capture/compare 1 to 4 status register 0	CCSTATE0	R/W			V	0000H
		Timer 2 capture/compare 1 to 4 status register 0L	CCSTATEOL	R/W	\checkmark	\checkmark		00H
		Timer 2 capture/compare 1 to 4 status register 0H	CCSTATE0H	R/W	\checkmark	\checkmark		00H
		Timer 2 output delay register 0	ODELE0	R/W			\checkmark	0000H
		Timer 2 output delay register 0L	ODELE0L	R/W	\checkmark	\checkmark		00H
		Timer 2 output delay register 0H	ODELE0H	R/W	\checkmark	\checkmark		00H
FFFF66AH		Timer 2 software event capture register	CSCE0	R/W			\checkmark	0000H
FFF	FF680H	Timer 3	тмз	R			\checkmark	0000H
FFF	FF682H	Capture/compare register 30	CC30	R/W			\checkmark	0000H
FFF	FF684H	Capture/compare register 31	CC31	R/W			\checkmark	0000H
FFF	FF686H	Timer control register 30	TMC30	R/W	\checkmark	\checkmark		00H
FFF	FF688H	Timer control register 31	TMC31	R/W	\checkmark	\checkmark		20H
FFF	FF689H	Valid edge select register	SESC	R/W	\checkmark	\checkmark		00H
FFF	FF690H	Timer 3 clock select register	PRM03	R/W	\checkmark	\checkmark		00H
FFF	FF698H	Timer 3 noise elimination time select register	NRC3	R/W	\checkmark	\checkmark		00H
FFF	FF6A0H	Timer 3 output control register	тозс	R/W	\checkmark	\checkmark		00H
FFF	FF800H	Peripheral command register	PHCMD	W		\checkmark		Undefined
FFF	FF802H	Peripheral status register	PHS	R/W	\checkmark	\checkmark		00H
FFF	FF810H	DMA trigger factor register 0	DTFR0	R/W	\checkmark	\checkmark		00H
FFF	FF812H	DMA trigger factor register 1	DTFR1	R/W	\checkmark	\checkmark		00H
FFFFF814H		DMA trigger factor register 2	DTFR2	R/W	\checkmark	\checkmark		00H
FFFFF816H		DMA trigger factor register 3	DTFR3	R/W	\checkmark	\checkmark		00H
FFFFF820H		Power-saving mode register	PSMR	R/W	\checkmark	\checkmark		00H
FFF	FF822H	Clock control register	СКС	R/W		\checkmark		00H
FFF	FF824H	Lock register	LOCKR	R	\checkmark	\checkmark		000000xB
FFF	FF880H	External interrupt mode register 0	INTMO	R/W				00H

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	After Reset	
				1 Bit	8 Bits	16 Bits	
FFFFF882H	External interrupt mode register 1	INTM1	R/W		\checkmark		00H
FFFFF884H	External interrupt mode register 2	INTM2	R/W		\checkmark		00H
FFFFF900H	Clocked serial interface mode register 0	CSIM0	R/W		\checkmark		00H
FFFFF901H	Clocked serial interface clock select register 0	CSIC0	R/W		\checkmark		00H
FFFFF902H	Clocked serial interface receive buffer register 0	SIRB0	R			\checkmark	0000H
FFFFF902H	Clocked serial interface receive buffer register L0	SIRBL0	R		\checkmark		00H
FFFFF904H	Clocked serial interface transmit buffer register 0	SOTB0	R/W			\checkmark	0000H
FFFFF904H	Clocked serial interface transmit buffer register L0	SOTBL0	R/W	V	\checkmark		00H
FFFF906H	Clocked serial interface read-only receive buffer register 0	SIRBE0	R			V	0000H
FFFF906H	Clocked serial interface read-only receive buffer register L0	SIRBEL0	R	V	V		00H
FFFF908H	Clocked serial interface first transmit buffer register 0	SOTBF0	R/W			V	0000H
FFFF908H	Clocked serial interface first transmit buffer register L0	SOTBFL0	R/W	\checkmark	\checkmark		00H
FFFFF90AH	Serial I/O shift register 0	SIO0	R			\checkmark	0000H
FFFFF90AH	Serial I/O shift register L0	SIOL0	R			\checkmark	0000H
FFFFF910H	Clocked serial interface mode register 1	CSIM1	R/W		\checkmark		00H
FFFFF911H	Clocked serial interface clock select register 1	CSIC1	R/W		\checkmark		00H
FFFFF912H	Clocked serial interface receive buffer register 1	SIRB1	R			\checkmark	0000H
FFFFF912H	Clocked serial interface receive buffer register L1	SIRBL1	R			\checkmark	0000H
FFFFF914H	Clocked serial interface transmit buffer register 1	SOTB1	R/W			\checkmark	0000H
FFFFF914H	Clocked serial interface transmit buffer register L1	SOTBL1	R/W	\checkmark	V		00H
FFFFF916H	Clocked serial interface read-only receive buffer register 1	SIRBE1	R			\checkmark	0000H
FFFFF916H	Clocked serial interface read-only receive buffer register L1	SIRBEL1	R	V	\checkmark		00H
FFFFF918H	Clocked serial interface first transmit buffer register 1	SOTBF1	R/W			\checkmark	0000H
FFFFF918H	Clocked serial interface first transmit buffer register L1	SOTBFL1	R/W	V	V		00H
FFFF91AH	Serial I/O shift register 1	SIO1	R			\checkmark	0000H
FFFFF91AH	Serial I/O shift register L1	SIOL1	R		\checkmark		00H
FFFFF920H	Prescaler mode register 3	PRSM3	R/W		\checkmark		00H
FFFFF922H	Prescaler compare register 3	PRSCM3	R/W		\checkmark		00H
FFFFFA00H	Asynchronous serial interface mode register 0	ASIM0	R/W		\checkmark		01H
FFFFFA02H	Receive buffer register 0	RXB0	R				FFH

		1	-	-			(10/10)
Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	After Reset
				1 Bit	8 Bits	16 Bits	
FFFFFA03H	Asynchronous serial interface status register 0	ASIS0	R		\checkmark		00H
FFFFFA04H	Transmit buffer register 0	TXB0	R/W		\checkmark		FFH
FFFFFA05H	Asynchronous serial interface transmit status register 0	ASIF0	R	\checkmark	\checkmark	00H	
FFFFFA06H	Clock select register 0	CKSR0	R/W		\checkmark	00H	
FFFFFA07H	Baud rate generator control register 0	BRGC0	R/W		\checkmark	FFH	
FFFFFA20H	2-frame successive receive buffer register 1	RXB1	R			\checkmark	Undefined
FFFFFA22H	Receive buffer register L1	RXBL1	R		\checkmark		Undefined
FFFFFA24H	2-frame successive transmit shift register 1	TXS1	W			\checkmark	Undefined
FFFFFA26H	Transmit shift register L1	TXSL1	W		\checkmark		Undefined
FFFFFA28H	Asynchronous serial interface mode register 10	ASIM10	R/W	\checkmark	\checkmark		81H
FFFFFA2AH	Asynchronous serial interface mode register 11	ASIM11	R/W	\checkmark	\checkmark		00H
FFFFFA2CH	Asynchronous serial interface status register 1	ASIS1	R	\checkmark	\checkmark		00H
FFFFFA2EH	Prescaler mode register 1	PRSM1	R/W	\checkmark	\checkmark		00H
FFFFFA30H	Prescaler compare register 1	PRSCM1	R/W		\checkmark		00H

(10/10)

3.4.9 Specific registers

Specific registers are registers that are protected from being written with illegal data due to inadvertent program loop (runaway), etc. The V850E/IA2 has two specific registers, the power save control register (PSC) (refer to **8.5.2 Control registers**) and clock control register (CKC) (refer to **8.3.4 Clock control register (CKC)**).

3.4.10 System wait control register (VSWC)

The system wait control register (VSWC) controls the wait cycles of a bus access to the on-chip peripheral I/O registers.

Set the following values to this register.

Set value of VSWC: 02H (when operating frequency (fxx) = 40 MHz)

This register can be read/written in 8-bit units (address: FFFF06EH, after reset: 77H).

Remark If the timing at which the flag or count value changes overlaps the register access timing when a register that includes a status flag indicating the status of on-chip peripheral functions (ASIF0, etc.) or a register that indicates a timer count value (TM0n, etc.) are accessed, a register access retry operation occurs. Therefore, it may take longer than normal to access an on-chip peripheral register.

3.4.11 Cautions

When using the V850E/IA2, the following registers must be set from the beginning.

- System wait control register (VSWC) (See 3.4.10 System wait control register (VSWC))
- Clock control register (CKC) (See 8.3.4 Clock control register (CKC))

After setting VSWC and CKC, set other registers as required.

CHAPTER 4 BUS CONTROL FUNCTION

The V850E/IA2 is provided with an external bus interface function by which external I/O and memories, such as ROM and RAM, can be connected.

4.1 Features

- 16-bit/8-bit data bus sizing function
- · Wait function
 - Programmable wait function: up to 7 wait states can be inserted
 - External wait function via WAIT pin
- Idle state insertion function
- External device connection enabled via bus control/port alternate function pins

4.2 Bus Control Pins

The following pins are used for connection to external devices.

Bus Control Pin (Function When in Control Mode)	Function When in Port Mode	Register for Port/Control Mode Switching
Address data bus (AD0 to AD15)	PDL0 to PDL15 (Port DL)	PMCDL
Address bus (A16 to A21)	PDH0 to PDH5 (Port DH)	PMCDH
Read/write control (UWR/UWR, RD, ASTB)	PCT0, PCT1, PCT4, PCT6 (Port CT)	PMCCT
External wait control (WAIT)	PCM0 (Port CM)	PMCCM
Internal system clock (CLKOUT)	PCM1 (Port CM)	

Remark In the case of ROMless mode, when the system is reset, each bus control pin becomes valid unconditionally.

* 4.2.1 Pin status during internal ROM, internal RAM, and on-chip peripheral I/O access

When the internal ROM and RAM are accessed, both the address bus and address data bus become undefined. The external bus control signal becomes inactive.


When on-chip peripheral I/O are accessed, both the address bus and address data bus output the address of the on-chip peripheral I/O currently being accessed. No data is output. The external bus control signal becomes inactive.

4.3 Memory Block Function

In the V850E/IA1, the 256 MB memory space is divided into memory blocks of 2 MB and 64 MB units. The programmable wait function and bus cycle operation mode can be independently controlled for each block.

The area that can be used as program area is the 64 MB space of addresses 0000000H to 3FFFFFFH.

In the V850E/IA2, memory space is the 4 MB space of addresses 000000H to 3FFFFFH (n = 1 to 7) because the CSn pin has been deleted and the A0 to A21 pins have been specified as address pins.



4.3.1 Chip select control function

Of the 256 MB memory area, the lower 8 MB (0000000H to 07FFFFFH) and the higher 8 MB (F800000H to FFFFFFH) can be divided into 2 MB memory blocks by chip area select control registers 0 and 1 (CSC0, CSC1) to control the chip select signal.

The memory area can be effectively used by dividing it into memory blocks using the chip select control function. The priority order is described below.

(1) Chip area select control registers 0, 1 (CSC0, CSC1)

These registers can be read/written in 16-bit units and become valid by setting each bit to 1.

Only the CS01 and CS00 bits of the CSC0 register are valid in the V850E/IA2. These registers are not affected by other bit settings. In the V850E/IA2, set the CS01 and CS00 bits to 11B so that $\overline{CS0}$ is output to both block 0 and 1.

If different chip select signal outputs are set to the same block, the priority order is controlled as follows.

CSC0: On-chip peripheral I/O area > $\overline{CS0}$ > $\overline{CS2}$ > $\overline{CS1}$ CSC1: On-chip peripheral I/O area > $\overline{CS7}$ > $\overline{CS5}$ > $\overline{CS6}$

If both the CS0m and CS2m bits of the CSC0 register are set to 0, $\overline{CS1}$ is output to the corresponding block (m = 0 to 3).

Similarly, if both the CS5m and CS7m bits of the CSC1 register are set to 0, $\overline{CS6}$ is output to the corresponding block (m = 0 to 3).

Caution Write to the CSC0 and CSC1 registers after reset, and then do not change the set values.

	14 13 12 1 ⁻ 532 CS31 CS30 CS2		6 5 4 3 2 1 0 CS12 CS11 CS10 CS03 CS02 CS01 CS00 Address After reset FFFFF060H 2C11H										
	14 13 12 1 ⁻ 542 CS41 CS40 CS		6 5 4 3 2 1 0 CS62 CS61 CS60 CS73 CS72 CS71 CS70 Address After reset FFFFF062H 2C11H										
Bit position	Bit name		Function										
15 to 0 CSnm Chip select enabled by setting CSnm bit to 1.													
	(m = 0 to 3)	CSnm	CS operation										
		CS00	CS0 output during block 0 access										
		CS01	CS0 output during block 1 access.										
		CS02	CS0 output during block 2 access.										
		CS03	CS0 output during block 3 access.										
		CS10 to CS13	Note 1										
		CS20	CS2 output during block 0 access.										
		CS21	CS2 output during block 1 access.										
		CS22	CS2 output during block 2 access.										
		CS23	CS2 output during block 3 access.										
		CS30 to CS33	Note 2										
		CS40 to CS43	Note 3										
		CS50	CS5 output during block 7 access.										
		CS51	CS5 output during block 6 access.										
		CS52	CS5 output during block 5 access.										
		CS53	CS5 output during block 4 access.										
		CS60 to CS63	Note 4										
		CS70	CS7 output during block 7 access.										
		CS71	CS7 output during block 6 access.										
		CS72	CS7 output during block 5 access.										
		CS73	CS7 output during block 4 access.										

Notes 1. If both the CS0m and CS2m bits have been set to 0, if area 0 is accessed, $\overline{CS1}$ will be output regardless of the setting of the CS1m bit.

- 2. When area 1 is accessed, $\overline{CS3}$ will be output regardless of the setting of the CS3m bit.
- 3. When area 2 is accessed, $\overline{CS4}$ will be output regardless of the setting of the CS4m bit.
- **4.** If both the CS5m and CS7m bits have been set to 0, if area 3 is accessed, CS6 will be output regardless of the setting of the CS6m bit.

Caution In the V850E/IA2, set the CS01 and CS00 bits to 11B so that $\overline{CS0}$ is output to both block 0 and 1.

The following diagram shows the \overline{CS} signal that is enabled for area 0 when the CSC0 register is set to 0703H.

When the CSC0 register is set to 0703H, $\overline{CS0}$ and $\overline{CS2}$ are output to block 0 and block 1, but since $\overline{CS0}$ has priority over $\overline{CS2}$, $\overline{CS0}$ is output if the addresses of block 0 and block 1 are accessed.

If the address of block 3 is accessed, both the CS03 and CS23 bits of the CSC0 register are 0, and $\overline{CS1}$ is output.




Figure 4-1. Example When CSC0 Register Is Set to 0703H

4.4 Bus Cycle Type Control Function

In the V850E/IA2, the following external devices can be connected directly to each memory block.


• SRAM, external ROM, external I/O

Connected external devices are specified by bus cycle type configuration registers 0 and 1 (BCT0 and BCT1).

(1) Bus cycle type configuration registers 0, 1 (BCT0, BCT1)

These registers can be read/written in 16-bit units. Only the ME0 bit is valid in the V850E/IA2. These registers are not affected by other bit settings.

Caution Write to the BCT0 and BCT1 registers after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the BCT0 and BCT1 registers is complete. However, it is possible to access external memory areas whose initial settings are complete.



4.5 Bus Access

4.5.1 Number of access clocks

The number of basic clocks required to access each resource is shown below.

Bus Cycle Status	Instruction Fetch	Operand Data Access
Resource (Bus Width)		
Internal ROM (32 bits)	1 ^{Note 1}	5
Internal RAM (32 bits)	1 ^{Note 2}	1
On-chip peripheral I/O (16 bits)	-	5 ^{Note 3}
External memory (16 bits)	3 ^{Note 3}	3 ^{Note 3}

Notes 1. This value is 2 in the case of instruction branch.

- 2. This value is 2 if there is conflict with data access.
- 3. MIN. value

Remark Unit: Clock/access

4.5.2 Bus sizing function

The bus sizing function controls the data bus width for each CS space. The data bus width is specified by using the bus size configuration register (BSC).

(1) Bus size configuration register (BSC)

This register can be read/written in 16-bit units.

Only the BS00 bit is valid in the V850E/IA2. This register is not affected by other bit settings.

- Cautions 1. Write to the BSC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the BSC register is complete. However, it is possible to access external memory areas whose initial settings are complete.
 - 2. When the data bus width is specified as 8 bits, only the signals shown below become active.

LWR: When accessing SRAM, external ROM, or external I/O (write cycle)


BSC signal	15 0	14 BS70 CS7	 12 BS60 CS6	<u>11</u> 0	10 BS50 CS5	9 0	8 BS40 CS4	7 0	6 BS30 CS3	5	4 BS20 CS2	<u>3</u> 0	2 BS10 CS1	1	0 BS00 CS0	Address FFFFF066H	After reset 5555H
Bit pc 14, 12 6, 4, 2	e)	Set	s the	e data	bus	width	of C	Sn spa		unctio	n						
						BSn	0				D	ata k	ous wi	dth (of CSn	space	
						0	ł	3 bits	6								
						1		16 bi	ts								

4.5.3 Bus width


The V850E/IA2 accesses on-chip peripheral I/O and external memory in 8-bit, 16-bit, or 32-bit units. The following shows the operation for each type of access. Access all data in order starting from the lower side.

(1) Byte access (8 bits)

(a) When the data bus width is 16 bits (little endian)




(b) When the data bus width is 8 bits (little endian)




(2) Halfword access (16 bits)

(a) When the bus width is 16 bits (little endian)




(b) When the data bus width is 8 bits (little endian)





(3) Word access (32 bits)

(a) When the bus width is 16 bits (little endian) (1/2)




(a) When the bus width is 16 bits (little endian) (2/2)





(b) When the data bus width is 8 bits (little endian) (1/2)



(b) When the data bus width is 8 bits (little endian) (2/2)

4.6 Wait Function

4.6.1 Programmable wait function

(1) Data wait control registers 0, 1 (DWC0, DWC1)


To facilitate interfacing with low-speed memory or with I/Os, it is possible to insert up to 7 data wait states in the bus cycle activated for each CS space.

The number of wait states can be specified by program using data wait control registers 0 and 1 (DWC0 and DWC1). Just after system reset, all blocks have 3 data wait states inserted.

These registers can be read/written in 16-bit units.

Only the DW02, DW01, and DW00 bits are valid in the V850E/IA2. These registers are not affected by other bit settings.

- Cautions 1. The internal ROM area and internal RAM area are not subject to programmable waits and ordinarily no wait access is carried out. The on-chip peripheral I/O area is also not subject to programmable wait states, with wait control performed by each peripheral function only.
 - 2. Write to the DWC0 and DWC1 registers after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the DWC0 and DWC1 registers is complete. However, it is possible to access external memory areas whose initial settings are complete.



(2) Address wait control register (AWC)

In the V850E/IA2, address setup wait and address hold wait states can be inserted before and after the T1 cycle, respectively.

These wait states can be set for each CS space via the AWC register.

This register can be read/written in 16-bit units.

Only the AHW0 and ASW0 bits are valid in the V850E/IA2. This register is not affected by other bit settings.

Caution Write to the AWC register after reset, and then do not change the set values.

15 AWC AHW7	14 13 12 ASW7 AHW6 ASW6	11 10 9 8 7 6 5 4 3 2 1 0 Address After res AHW5 ASW5 AHW4 ASW4 AHW3 ASW3 AHW2 ASW2 AHW1 ASW1 AHW0 ASW0 FFFFF488H 0000H				
Sn signal CS	57 CS6	CS5 CS4 CS3 CS2 CS1 CS0				
Bit position	Bit name	Function				
15, 13, 11, 9, 7, 5, 3, 1	AHWn (n = 0 to 7)	Sets the insertion of an address hold wait state in each CSn space after the T1 cycle. 0: Address hold wait state not inserted 1: Address hold wait state inserted				
14, 12, 10, 8, 6, 4, 2, 0	ASWn (n = 0 to 7)	Sets the insertion of an address setup wait state in each CSn space before the T1 cycle. 0: Address setup wait state not inserted 1: Address setup wait state inserted				

4.6.2 External wait function


When an extremely slow device, an I/O, or an asynchronous system is connected, an arbitrary number of wait states can be inserted in the bus cycle by the external wait pin (\overline{WAIT}) for synchronization with the external device.

Just as with programmable waits, accessing internal ROM, internal RAM, and on-chip peripheral I/O areas cannot be controlled by external waits.


The external WAIT signal can be input asynchronously to CLKOUT and is sampled at the falling edge of the clock in the T2 and TW states of the bus cycle. If the setup/hold time is not satisfied within the sampling timing, a wait state may or may not be inserted in the next state.

4.6.3 Relationship between programmable wait and external wait

A wait cycle is inserted as the result of an OR operation between the wait cycles specified by the set value of the programmable wait and the wait cycles controlled by the \overline{WAIT} pin. In other words, the number of wait cycles is determined by the side with the greatest number of cycles.



For example, if the timings of the programmable wait and the WAIT pin signal are as illustrated below, three wait states will be inserted in the bus cycle.





4.7 Idle State Insertion Function

To facilitate interfacing with low-speed memory devices, a set number of idle states (T1) can be inserted into the bus cycle to be activated after the T3 state to secure the data output float delay time (toF) of the memory when each CS space is read-accessed. The bus cycle following the T3 state starts after the inserted idle state(s). Idle states are inserted at the following timing.

• After the read cycle for SRAM, external I/O, or external ROM.

The idle state insertion setting can be specified using the bus cycle control register (BCC). Idle state insertion is automatically programmed for all memory blocks immediately after a system reset.

(1) Bus cycle control register (BCC)

This register can be read/written in 16-bit units. Only the BC01 bit is valid in the V850E/IA2. This register is not affected by other bit settings.

- Cautions 1. Idle states cannot be inserted in internal ROM, internal RAM, or on-chip peripheral I/O areas.
 - 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting for this register is complete. However, it is possible to access external memory areas whose initial settings are complete.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
В	BCC BC7	0	BC61	0	BC51	0	BC41	0	BC31	0	BC21	0	BC11	0	BC01	0	FFFFF48AH	AAAAH
CSn sig	gnal CS7		CS6		CS5		CS4		CS3		CS2		CS1		CS0			
В	it positior	l	Bit n	ame		Function												
	5, 13, 11, 9 7, 5, 3, 1		3Cn1 n = 0 t	o 7)		Specifies the insertion of idle states after the T3 state in each CSn space. 0: Idle state not inserted 1: Idle state inserted												

4.8 Bus Priority Order

There are three external bus cycles: DMA cycle, operand data access, and instruction fetch.

In order of priority, DMA cycle is the highest, followed by operand data access and instruction fetch, in that order. An instruction fetch may be inserted between a read access and write access during a read modify write access. Also, an instruction fetch may be inserted between bus accesses when the CPU bus clock is used.

Table 4-1.	Bus	Priority	Order
------------	-----	----------	-------

Priority Order	External Bus Cycle	Bus Master
High	DMA cycle	DMA controller
	Operand data access	CPU
Low	Instruction fetch	CPU

4.9 Boundary Operation Conditions

4.9.1 Program space

*

- (1) Branching to the on-chip peripheral I/O area or successive fetches from the internal RAM area to the on-chip peripheral I/O area are prohibited. If the above is performed (branching or successive fetch), the data to be fetched is undefined and the operation is not guaranteed.
- (2) If a branch instruction exists at the upper limit of the internal RAM area, a prefetch operation (invalid fetch) that straddles over the on-chip peripheral I/O area does not occur.

4.9.2 Data space

The V850E/IA2 is provided with an address misalign function.

Through this function, regardless of the data format (word data, halfword data, or byte data), data can be allocated to all addresses. However, in the case of word data and halfword data, if the data is not subject to boundary alignment, the bus cycle will be generated at least 2 times and bus efficiency will drop.

(1) In the case of halfword-length data access

When the address's LSB is 1, the byte-length bus cycle will be generated 2 times.

(2) In the case of word-length data access

- (a) When the address's LSB is 1, bus cycles will be generated in the order of byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle.
- (b) When the address's lowest 2 bits are 10, the halfword-length bus cycle will be generated 2 times.

CHAPTER 5 MEMORY ACCESS CONTROL FUNCTION

5.1 SRAM, External ROM, External I/O Interface

5.1.1 Features

- SRAM is accessed in a minimum of 3 states.
- A maximum of 7 programmable data wait states can be inserted according to DWC0 and DWC1 register settings.
- Data waits can be controlled by WAIT pin input.
- An idle state (1 state) can be inserted after a read/write cycle by setting the BCC register.
- An address hold wait state or address setup wait state can be inserted by setting the AWC register.

5.1.2 SRAM, external ROM, external I/O access




Figure 5-1. SRAM, External ROM, External I/O Access Timing (1/4)




Figure 5-1. SRAM, External ROM, External I/O Access Timing (2/4)




Figure 5-1. SRAM, External ROM, External I/O Access Timing (3/4)




Figure 5-1. SRAM, External ROM, External I/O Access Timing (4/4)

CHAPTER 6 DMA FUNCTIONS (DMA CONTROLLER)


The V850E/IA2 includes a direct memory access (DMA) controller (DMAC) that executes and controls DMA transfer.

The DMAC controls data transfer between memory and I/O, between memories or between I/Os, based on DMA requests issued by the on-chip peripheral I/O (serial interface, real-time pulse unit, and A/D converter), or software triggers (memory refers to internal RAM or external memory).

6.1 Features

- Four independent DMA channels
- Transfer unit: 8/16 bits
- Maximum transfer count: 65,536 (2¹⁶)
- Two-cycle transfer
- Three transfer modes
 - Single transfer mode
 - Single-step transfer mode
 - Block transfer mode
- Transfer requests
 - Request by interrupts from on-chip peripheral I/O (serial interface, real-time pulse unit, A/D converter)
 - Requests by software trigger
- Transfer objects
 - Memory \leftrightarrow I/O
 - Memory \leftrightarrow memory
 - $I/O \leftrightarrow I/O$
- Next address setting function

6.2 Configuration



6.3 Control Registers

6.3.1 DMA source address registers 0 to 3 (DSA0 to DSA3)

These registers are used to set the DMA source addresses (28 bits each) for DMA channel n (n = 0 to 3). They are divided into two 16-bit registers, DSAnH and DSAnL.

Since these registers are configured as 2-stage FIFO buffer registers, a new source address for DMA transfer can be specified during DMA transfer. (Refer to **6.9 Next Address Setting Function**.)

(1) DMA source address registers 0H to 3H (DSA0H to DSA3H)

These registers can be read/written in 16-bit units.

SA16

Be sure to set bits 14 to 12 to 0. If they are set to 1, the operation is not guaranteed.

Caution When setting an address of an on-chip peripheral I/O register for the source address, be sure to specify an address between FFFF000H and FFFFFFH. An address of the on-chip peripheral I/O register image (3FFF000H to 3FFFFFFH) must not be specified.

			4.0	4.0					_		_							
DSA0H	15 IB	14 0	13 0	12	11	10	9	8	7	6	5	4	3	2	1	0 SA16	Address	After reset
DSAUN	IN	0	0	0	3A27	3A20	3820	3A24	3A23	3AZZ	3AZ I	3A20	SATS	SATO	SAT	SATO	FFFF082H	Undefined
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DSA1H	IR	0	0	0	SA27	SA26	SA25	SA24	SA23	SA22	SA21	SA20	SA19	SA18	SA17	SA16	FFFF08AH	Undefined
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DSA2H	IR	0	0	0	SA27	SA26	SA25	SA24	SA23	SA22	SA21	SA20	SA19	SA18	SA17	SA16	FFFFF092H	Undefined
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DSA3H	IR	0	0	0	SA27	SA26	SA25	SA24	SA23	SA22	SA21	SA20	SA19	SA18	SA17	SA16	FFFFF09AH	Undefined
Bit po	osition		Bit n	ame									Fu	Inctio	n			
1	5	IF	ł		S	Function Specifies the DMA source address. 0: External memory, on-chip peripheral I/O 1: Internal RAM												
11	to 0	S	427 te	c	S	ets th	e DN	IA so	urce	addre	esses	(A27	to A	16). I	Durin	g DMA	A transfer, it stores th	ie next

DMA transfer source address.

(2) DMA source address registers 0L to 3L (DSA0L to DSA3L)

These registers can be read/written in 16-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DSA0L	SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	Address FFFFF080H	After reset Undefined
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DSA1L	SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	FFFF088H	Undefined
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DSA2L	SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	FFFFF090H	Undefined
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DSA3L	SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	FFFFF098H	Undefined
Bit	positior	۱	Bit n	ame									Fu	nctio	n			
1	15 to 0 SA15 to SA0						/IA so irce a			ess (A	15 to	A0).	Duri	ng Dl	MA tra	ansfer, it stores the r	next DMA	

6.3.2 DMA destination address registers 0 to 3 (DDA0 to DDA3)

These registers are used to set the DMA destination address (28 bits each) for DMA channel n (n = 0 to 3). They are divided into two 16-bit registers, DDAnH and DDAnL.

Since these registers are configured as 2-stage FIFO buffer registers, a new destination address for DMA transfer can be specified during DMA transfer. (Refer to **6.9 Next Address Setting Function**.)

(1) DMA destination address registers 0H to 3H (DDA0H to DDA3H)

These registers can be read/written in 16-bit units.

*

Be sure to set bits 14 to 12 to 0. If they are set to 1, the operation is not guaranteed.

Caution When setting an address of an on-chip peripheral I/O register for the destination address, be sure to specify an address between FFFF000H and FFFFFFH. An address of the onchip peripheral I/O register image (3FFF000H to 3FFFFFFH) must not be specified.

		45		40	10		10	0	0	-	0	-		•	•		•		
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
DD	A0H	IR	0	0	0	DA27	DA26	DA25	DA24	DA23	DA22	DA21	DA20	DA19	DA18	DA17	DA16	FFFFF086H	Undefined
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DD	A1H	IR	0	0	0	DA27	DA26	DA25	DA24	DA23	DA22	DA21	DA20	DA19	DA18	DA17	DA16	FFFF08EH	Undefined
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DD	A2H	IR	0	0	0	DA27	DA26	DA25	DA24	DA23	DA22	DA21	DA20	DA19	DA18	DA17	DA16	FFFFF096H	Undefined
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DD	АЗН	IR	0	0	0	DA27	DA26	DA25	DA24	DA23	DA22	DA21	DA20	DA19	DA18	DA17	DA16	FFFFF09EH	Undefined
	Bit po	sition		Bit n	ame									Fu	nctio	n			
	1	t position Bit name Function IS IR Specifies the DMA destination address. 0: External memory, on-chip peripheral I/O 1: Internal RAM																	
	11 t	11 to 0 DA27 to DA16					iets th ext D						```		o A1	6). D	uring [DMA transfer, it stor	es the

(2) DMA destination address registers 0L to 3L (DDA0L to DDA3L)

These registers can be read/written in 16-bit units.

		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DD	AOL	DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Address FFFF084H	After reset Undefined
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DD	A1L	DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	FFFF08CH	Undefined
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DD	A2L	DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	FFFFF094H	Undefined
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DD	A3L	DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	FFFFF09CH	Undefined
Г			-																
	Bit po	sition		Bit n	ame									Fu	nctio	า			
	15 to 0 DA15 to DA			-	ets th MA ti						•	5 to	A0).	Durin	ig DM	A transfer, it stores t	he next		

6.3.3 DMA byte count registers 0 to 3 (DBC0 to DBC3)

These 16-bit registers are used to set the byte transfer counts for DMA channels n (n = 0 to 3). They store the remaining transfer counts during DMA transfer.

Since these registers are configured as 2-stage FIFO buffer registers, a new DMA byte transfer count for DMA transfer can be specified during DMA transfer. (Refer to **6.9 Next Address Setting Function**.)

These registers are decremented by 1 per transfer. Transfer is terminated if a borrow occurs.

These registers can be read/written in 16-bit units.

Remark If the DBCn register is read after a terminal count has occurred during DMA transfer without the value of the DBCn register rewritten, the value set immediately before DMA transfer is read (0000H is not read even after completion of transfer).

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DBC0	BC15	BC14	BC13	BC12	BC11	BC10	BC9	BC8	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	Address FFFFF0C0H	After reset Undefined
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DBC1	BC15	BC14	BC13	BC12	BC11	BC10	BC9	BC8	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	FFFF0C2H	Undefined
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DBC2	BC15	BC14	BC13	BC12	BC11	BC10	BC9	BC8	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	FFFFF0C4H	Undefined
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DBC3	BC15	BC14	BC13	BC12	BC11	BC10	BC9	BC8	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	FFFFF0C6H	Undefined
		on	 	 }it nar	ne									Funct	tion			
	Bit position 15 to 0			Bit nar	-		ets th ansfe	-	e trar	nsfer	count	t. It s		Funct		ning by	yte transfer count di	uring DMA
					-		ansfe	er.	e trar = 0 to		count	t. Its				ning by		uring DMA
					-		ansfe	er.	= 0 tc				tores	the re	emair	Stat		
					-		ansfe	er. On (n	= 0 to 0H		Byt	e trar	tores	the re	emair 1 or	Stat	95	punt
					-		ansfe	er. On (n : 000	= 0 to 0H		Byt	e trar	tores	the re	emair 1 or	Stat	es ning byte transfer co	punt
					-		ansfe	er. On (n 0000	= 0 tc 0H 1H		Byte Byte	e trar e trar e trar	tores	the re count	emair 1 or 2 or	Stat remai remai	es ning byte transfer co	ount

6.3.4 DMA addressing control registers 0 to 3 (DADC0 to DADC3)

These 16-bit registers are used to control the DMA transfer modes for DMA channel n (n = 0 to 3). These registers cannot be accessed during DMA operation.

They can be read/written in 16-bit units.

★ Be sure to set bits 13 to 8, 1, and 0 to 0. If they are set to 1, the operation is not guaranteed.

Caution The DS1 and DS0 bits are used to set how many bits of data are transferred.

When 8-bit data (DS1, DS0 bits = 00) is set, the lower data bus (AD0 to AD7) is not necessarily used.

When the transfer data size is set to 16 bits, the transfer must start from an address with bit 1 of the lower address aligned to "0". In this case, the transfer cannot start from an odd address.

																	(1/
	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DADC0	DS1 C	000	0	0	0	0	0	SAD1	SADO	DAD1	DAD0	TM1	тмо	0	0	Address FFFFF0D0H	After reset 0000H
	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DADC1	DS1 C	000	0	0	0	0	0	SAD1	SADO	DAD1	DAD0	TM1	тмо	0	0	FFFFF0D2H	0000H
	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DADC2	DS1 C	0000	0	0	0	0	0	SAD1	SADO	DAD1	DAD0	TM1	тмо	0	0	FFFFF0D4H	0000H
	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DADC3	DS1 D	000	0	0	0	0	0	SAD1	SADO	DAD1	DAD0	TM1	тмо	0	0	FFFFF0D6H	0000H
		·															
Bit po	sition	Bit na	me									Fun	ction				
15,		DS1, D	S0	Set	s the t	ransf	er da	ata si	ze foi	DMA	A tran	sfer.					
				_													
					DS1	I	DS0						Trai	nsfer	data	size	
					0		0	8	bits								
					0		1	1	6 bits	;							
					1		0	-			nibited						
					1		1	S	Setting	g proł	nibited	ł					
				For	the or	n-chip	o per	ipher	al I/C	regis	sters,	ensu	re the	tran	sfer si	ize matches the acc	ess size.
7,	6	SAD1, SAD0		Set	s the c	count	dire	ction	of the	e sou	rce ac	ddres	s for E	MA	chanr	nel n (n = 0 to 3).	
				5	SAD1	S	SAD0)					Co	ount	directi	ion	
					0		0	I	ncrem	nent							
					0		1	٢)ecrei	ment							
					1		0	F	ixed								
					1		1	S	Setting	a proh	nibited	ł					

(2/2)

Bit position	Bit name			Function
5, 4	DAD1, DAD0	Sets the co	ount directi	ion of the destination address for DMA channel n (n = 0 to 3).
		DAD1	DAD0	Count direction
		0	0	Increment
		0	1	Decrement
		1	0	Fixed
		1	1	Setting prohibited
3, 2	TM1, TM0	Sets the tra	ansfer moo	de during DMA transfer.
		TM1	TM0	Transfer mode
		0	0	Single transfer mode
		0	1	Single-step transfer mode
		1	0	Setting prohibited
		1	1	Block transfer mode

6.3.5 DMA channel control registers 0 to 3 (DCHC0 to DCHC3)

These 8-bit registers are used to control the DMA transfer operating mode for DMA channel n (n = 0 to 3). These registers can be read/written in 8-bit or 1-bit units. (However, bit 7 is read only and bits 2 and 1 are write only. If bits 2 and 1 are read, the read value is always 0.)

- ★ Be sure to set bits 6 to 4 to 0. If they are set to 1, the operation is not guaranteed.
- Caution Setting the MLEn bit to 1 is valid only for starting DMA transfer by the DMARQn signal (internal signal) or an interrupt from the on-chip peripheral I/O (n = 0 to 3) (hardware DMA).
 To start DMA transfer by setting the STGn bit to 1 (software DMA), read the TCn bit and check that it is set to 1, and then set the STGn bit to 1.

<7>	6	5	4	<3>	<2>	<1>	<0>		
TC0	0	0	0	MLE0	INITO	STG0	E00	Address FFFFF0E0H	After reset 00H
<7>	6	5	4	<3>	<2>	<1>	<0>		
TC1	0	0	0	MLE1	INIT1	STG1	E11	FFFFF0E2H	00H
<7>	6	5	4	<3>	<2>	<1>	<0>		
TC2	0	0	0	MLE2	INIT2	STG2	E22	FFFF0E4H	00H
<7>	6	5	4	<3>	<2>	<1>	<0>		
тСз	0	0	0	MLE3	INIT3	STG3	E33	FFFF0E6H	00H
	TC0 <7> TC1 <7> TC2 <7>	TC0 0 <7> 6 TC1 0 <7> 6 TC2 0 <7> 6	TC0 0 0 <7> 6 5 TC1 0 0 <7> 6 5 TC2 0 0 <7> 6 5 TC2 0 0 <7> 6 5	TC0 0 0 0 <7> 6 5 4 TC1 0 0 0 <7> 6 5 4 TC2 0 0 0 <7> 6 5 4 TC2 0 0 0 <7> 6 5 4	TC0 0 0 0 MLE0 <7> 6 5 4 <3> TC1 0 0 0 MLE1 <7> 6 5 4 <3> TC2 0 0 0 MLE2 <7> 6 5 4 <3>	TC0 0 0 0 MLE0 INIT0 <7> 6 5 4 <3> <2> TC1 0 0 0 MLE1 INIT1 <7> 6 5 4 <3> <2> TC1 0 0 0 MLE1 INIT1 <7> 6 5 4 <3> <2> TC2 0 0 0 MLE2 INIT2 <7> 6 5 4 <3> <2>	TC0 0 0 MLE0 INITO STG0 <7> 6 5 4 <3> <2> <1> TC1 0 0 0 MLE1 INIT1 STG1 <7> 6 5 4 <3> <2> <1> <7> 6 5 4 <3> <2> <1> TC2 0 0 0 MLE2 INIT2 STG2 <7> 6 5 4 <3> <2> <1>	TC0 0 0 0 MLE0 INITO STG0 E00 <7> 6 5 4 <3> <2> <1> <0> TC1 0 0 0 MLE1 INIT1 STG1 E11 <7> 6 5 4 <3> <2> <1> <0> TC1 0 0 0 MLE1 INIT1 STG1 E11 <7> 6 5 4 <3> <2> <1> <0> TC2 0 0 0 MLE2 INIT2 STG2 E22 <7> 6 5 4 <3> <2> <1> <0>	TC0 0 0 MLE0 INITO STG0 E00 Address FFFF0E0H <7> 6 5 4 <3> <2> <1> <0> FFFF0E0H TC1 0 0 0 MLE1 INIT1 STG1 E11 FFFF0E2H <7> 6 5 4 <3> <2> <1> <0> TC2 0 0 0 MLE2 INIT2 STG2 E22 FFFFF0E4H <7> 6 5 4 <3> <2> <1> <0>

Bit position	Bit name	Function
7	TCn	 This status bit indicates whether DMA transfer through DMA channel n has ended or not. This bit is read-only. It is set to 1 when DMA transfer ends and cleared (to 0) when it is read. 0: DMA transfer had not ended. 1: DMA transfer had ended.
3	MLEn	When this bit is set to 1 at terminal count output, the Enn bit is not cleared to 0 and the DMA transfer enable state is retained. When the next DMA transfer request is the DMARQn signal (internal signal) or an interrupt from the on-chip peripheral I/O (hardware DMA), the DMA transfer request can be accepted even when the TCn bit is not read. When the next DMA transfer request is the setting of the STGn bit to 1 (software DMA), the DMA transfer request can be accepted by reading and clearing the TCn bit to 0. When this bit is cleared to 0 at terminal count output, the Enn bit is cleared to 0 and the DMA transfer rights the setting of the NMA transfer request, the setting of the Enn bit to 1 and the reading of the TCn bit are required.
2	INITn	When this bit is set to 1, DMA transfer is forcibly terminated.
1	STGn	If this bit is set to 1 in the DMA transfer enable state (TCn bit = 0, Enn bit = 1), DMA transfer is started.
0	Enn	Specifies whether DMA transfer through DMA channel n is to be enabled or disabled. This bit is cleared to 0 when DMA transfer ends. It is also cleared to 0 when DMA transfer is forcibly terminated by means of setting the INITn bit to 1 or by NMI input. 0: DMA transfer disabled 1: DMA transfer enabled


Remark n = 0 to 3

×

6.3.6 DMA disable status register (DDIS)

This register holds the contents of the Enn bit of the DCHCn register during NMI input (n = 0 to 3). This register is read-only in 8-bit units.

Be sure to set bits 7 to 4 to 0. If they are set to 1, the operation is not guaranteed.




6.3.7 DMA restart register (DRST)

This register is used to restart DMA transfer that has been forcibly interrupted by NMI input. The ENn bit of this register and the Enn bit of the DCHCn register are linked to each other (n = 0 to 3). Following forcible interrupt by NMI input, the DMA channel that was interrupted is confirmed from the contents of the DDIS register, and DMA transfer is restarted by setting the ENn bit of the corresponding channel to 1.

This register can be read/written in 8-bit units.

Be sure to set bits 7 to 4 to 0. If they are set to 1, the operation is not guaranteed.



6.3.8 DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)

These 8-bit registers are used to control the DMA transfer start trigger via interrupt requests from on-chip peripheral I/O.

The interrupt requests set with these registers serve as DMA transfer start factors.

These registers can be read/written in 8-bit units. Only bit 7 (DFn) can be read/written in 1-bit units (n = 0 to 3).

Cautions 1. Be sure to stop the DMA operation before making changes to DTFRn register settings.

2. Except INTP0 to INPT4 and INTP20 to INTP25 (when noise elimination by an analog filter is selected), an interrupt request input in standby mode (IDLE or software STOP mode) does not trigger DMA transfer.

(1/3)

- 5 3 2 0 Address After reset <7> 6 4 1 DTFR0 DF0 0 IFC05 IFC04 IFC03 IFC02 IFC01 IFC00 FFFFF810H 00H 5 4 3 2 0 <7> 6 1 DF1 IFC15 IFC14 IFC13 IFC12 IFC11 IFC10 DTFR1 0 FFFFF812H 00H <7> 5 4 3 2 1 0 6 DTFR2 FFFFF814H DF2 0 IFC25 IFC24 IFC23 IFC22 IFC21 IFC20 00H <7> 6 5 4 3 2 1 0 IFC33 IFC30 DF3 IFC35 IFC34 IFC32 IFC31 DTFR3 0 FFFFF816H 00H Bit position Bit name Function 7 DFn This is a DMA transfer request flag. Only 0 can be written to this bit. 0: No DMA transfer request 1: DMA transfer request If the interrupt specified as the DMA transfer start factor occurs and it is necessary to clear the DMA transfer request while DMA transfer is disabled (including when it is aborted by NMI or forcibly stopped by software), stop the operation that has caused the interrupt (e.g., if serial reception is in progress, by disabling reception) and then clear the DFn bit. If it is clearly known that the interrupt will not occur until the next DMA transfer is started, it is not necessary to stop the operation that has caused the interrupt. **Remark** n = 0 to 3
- 3. INTCM004 and INTCM005 cannot be used as DMA trigger sources.

(2/3)

Bit position	Bit name						ction	
5 to 0	IFCn5 to IFCn0	Sets the	interrupt s	source th	at serves	as the D	MA trans	fer start factor.
		IFCn5	IFCn4	IFCn3	IFCn2	IFCn1	IFCn0	Interrupt source
		0	0	0	0	0	0	DMA request from on-chip peripheral I/O disabled
		0	0	0	0	0	1	INTP0
		0	0	0	0	1	0	INTP1
		0	0	0	0	1	1	INTP2
		0	0	0	1	0	0	INTP3
		0	0	0	1	0	1	INTP4
		0	0	1	0	0	0	INTDET0
		0	0	1	0	0	1	INTDET1
		0	0	1	0	1	0	INTTM00
		0	0	1	0	1	1	INTCM003
		0	0	1	1	0	0	INTTM01
		0	0	1	1	0	1	INTCM013
		0	0	1	1	1	0	INTP100/INTCC100
		0	0	1	1	1	1	INTP101/INTCC101
		0	1	0	0	0	0	INTCM100
		0	1	0	0	0	1	INTCM101
		0	1	0	1	1	0	INTTM20
		0	1	0	1	1	1	INTTM21
		0	1	1	0	0	0	INTP20/INTCC20
		0	1	1	0	0	1	INTP21/INTCC21
		0	1	1	0	1	0	INTP22/INTCC22
		0	1	1	0	1	1	INTP23/INTCC23
		0	1	1	1	0	0	INTP24/INTCC24
		0	1	1	1	0	1	INTP25/INTCC25
		0	1	1	1	1	0	INTTM3
		0	1	1	1	1	1	INTP30/INTCC30
		1	0	0	0	0	0	INTP31/INTCC31
		1	0	0	0	0	1	INTCM4
		1	0	0	0	1	0	INTDMA0
		1	0	0	0	1	1	INTDMA1
		1	0	0	1	0	0	INTDMA2

Remark n = 0 to 3

(3/3)

Bit position	Bit name					Fun	ction	
5 to 0	IFCn5 to IFCn0							
		IFCn5	IFCn4	IFCn3	IFCn2	IFCn1	IFCn0	Interrupt source
		1	0	0	1	0	1	INTDMA3
		1	0	1	0	1	0	INTCSI0
		1	0	1	0	1	1	INTCSI1
		1	0	1	1	0	0	INTSR0
		1	0	1	1	0	1	INTST0
		1	0	1	1	1	0	INTSER0
		1	0	1	1	1	1	INTSR1
		1	1	0	0	0	0	INTST1
		1	1	0	0	1	1	INTAD0
		1	1	0	1	0	0	INTAD1
		1	1	1	0	1	0	INTCM010
		1	1	1	0	1	1	INTCM011
		1	1	1	1	0	0	INTCM012
		1	1	1	1	0	1	INTCM014
		1	1	1	1	1	0	INTCM015
		Other t	han abov	е				Setting prohibited
		1	1	1		-		INTCM015

6.4 DMA Bus States

6.4.1 Types of bus states

The DMAC bus cycle consist of the following 10 states.

(1) TI state

The TI state is an idle state, during which no access request is issued. The DMA request signals are sampled at the rising edge of the CLKOUT signal.

(2) T0 state

DMA transfer ready state (state in which a DMA transfer request has been issued and the bus mastership is acquired for the first DMA transfer).

(3) T1R state

The bus enters the T1R state at the beginning of a read operation in the two-cycle transfer mode. Address driving starts. After entering the T1R state, the bus invariably enters the T2R state.

(4) T1RI state

The T1RI state is a state in which the bus waits for the acknowledge signal corresponding to an external memory read request.

After entering the last T1RI state, the bus invariably enters the T2R state.

(5) T2R state

The T2R state corresponds to the last state of a read operation in the two-cycle transfer mode, or to a wait state.

In the last T2R state, read data is sampled. After entering the last T2R state, the bus invariably enters the T1W state.

(6) T2RI state

State in which the bus is ready for DMA transfer to on-chip peripheral I/O or internal RAM (state in which the bus mastership is acquired for DMA transfer to on-chip peripheral I/O or internal RAM). After entering the last T2RI state, the bus invariably enters the T1W state.

(7) T1W state

The bus enters the T1W state at the beginning of a write operation in the two-cycle transfer mode. Address driving starts. After entering the T1W state, the bus invariably enters the T2W state.

(8) T1WI state

State in which the bus waits for the acknowledge signal corresponding to an external memory write request. After entering the last T1WI state, the bus invariably enters the T2W state.

(9) T2W state

The T2W state corresponds to the last state of a write operation in the two-cycle transfer mode, or to a wait state.


In the last T2W state, the write strobe signal is made inactive.

(10) TE state

The TE state corresponds to DMA transfer completion. Various internal signals are initialized (n = 0 to 3). After entering the TE state, the bus invariably enters the TI state.

6.4.2 DMAC bus cycle state transition

Except for the block transfer mode, each time the processing for a DMA transfer is completed, the bus mastership is released.





6.5 Transfer Modes

6.5.1 Single transfer mode

In single transfer mode, the DMAC releases the bus at each byte/halfword transfer. If there is a subsequent DMA transfer request, transfer is performed again once. This operation continues until a terminal count occurs.

When the DMAC has released the bus, if another higher priority DMA transfer request is issued, the higher priority DMA request always takes precedence. However, if a lower priority DMA transfer request is generated within one clock after the end of a single transfer, even if the previous higher priority DMA transfer request signal stays active, this request is not prioritized, and the next DMA transfer after the bus is released for the CPU is a transfer based on the newly generated, lower priority DMA transfer request.

Figures 6-2 to 6-5 show examples of single transfer.






Figure 6-3 shows a single transfer mode example in which a higher priority DMA transfer request is generated. DMA channels 0 to 2 are used for a block transfer, and channel 3 is used for a single transfer.




Figure 6-3. Single Transfer Example 2

Figure 6-4 shows a single transfer mode example in which a lower priority DMA transfer request is generated within one clock after the end of a single transfer. DMA channels 0 and 3 are used for a single transfer. When two DMA transfer request signals are activated at the same time, the two DMA transfers are performed alternately.







Figure 6-5 shows a single transfer mode example in which two or more lower priority DMA transfer requests are generated within one clock after the end of a single transfer. DMA channels 0, 2, and 3 are used for a single transfer. When three or more DMA transfer request signals are activated at the same time, always the two highest priority DMA transfers are performed alternately.






6.5.2 Single-step transfer mode

In single-step transfer mode, the DMAC releases the bus at each byte/halfword transfer. Once a DMA transfer request signal has been received, transfer continues until a terminal count occurs.


When the DMAC has released the bus, if another higher priority DMA transfer request is issued, the higher priority DMA request always takes precedence.

Figures 6-6 and 6-7 show examples of single-step transfer.









6.5.3 Block transfer mode

In the block transfer mode, once transfer starts, the DMAC continues the transfer operation without releasing the bus until a terminal count occurs. No other DMA requests are acknowledged during block transfer.

After the block transfer ends and the DMAC releases the bus, another DMA transfer can be acknowledged.

6.6 Transfer Types

6.6.1 Two-cycle transfer

In two-cycle transfer, data transfer is performed in two cycles, a read cycle (source to DMAC) and a write cycle (DMAC to destination).

In the first cycle, the source address is output and reading is performed from the source to the DMAC. In the second cycle, the destination address is output and writing is performed from the DMAC to the destination.

★ Caution An idle cycle of 1 clock is always inserted between the read cycle and write cycle.

6.7 Transfer Object

6.7.1 Transfer type and transfer object

Table 6-1 lists the relationship between the transfer type and transfer object ($\sqrt{:}$ Transfer enabled, \times : Transfer disabled).

$\overline{\ }$			Desti	nation	
			Two-Cycle	e Transfer	
		Internal ROM	On-Chip Peripheral I/O	Internal RAM	External Memory, External I/O
	On-chip peripheral I/O	×	\checkmark	\checkmark	\checkmark
ce	External I/O	×	\checkmark	\checkmark	
Source	Internal RAM	×	\checkmark	×	
	External memory	×	\checkmark	\checkmark	
	Internal ROM	×	×	×	×

Table 6-1. Relationship Between Transfer Type and Transfer Object	Table 6-1.	Relationshi	p Between	Transfer	Type and	Transfer Object
---	------------	-------------	-----------	----------	----------	-----------------

- Cautions 1. The operation is not guaranteed for combinations of transfer destination and source marked with "x" in Table 6-1.
 - 2. Addresses between 3FFF000H and 3FFFFFH cannot be specified for the source and destination address of DMA transfer. Be sure to specify an address between FFFF000H and FFFFFFFH.
- **Remark** During two-cycle 16-bit transfer, if the data bus width of the transfer source and that of the transfer destination are different, the operation becomes as follows.

In the case of transfer from a 16-bit bus to an 8-bit bus A 16-bit read cycle is generated and then an 8-bit write cycle is sequentially generated twice.

In the case of transfer from an 8-bit bus to a 16-bit bus An 8-bit read cycle is sequentially generated twice and then a 16-bit write cycle is generated.

6.7.2 External bus cycles during DMA transfer (two-cycle transfer)

The external bus cycles during DMA transfer (two-cycle transfer) are shown below.

Table 6-2. External Bus Cycles During DMA Transfer (Two-Cycle Transfer)

Transfer Object	External Bus Cycle		
On-chip peripheral I/O, internal RAM	None ^{Note}	-	
External memory, external I/O	Yes	SRAM, external ROM, external I/O access cycle	

Note Other external cycles such as a CPU-based bus cycle can be started.

6.8 DMA Channel Priorities

The DMA channel priorities are fixed as follows.

DMA channel 0 > DMA channel 1 > DMA channel 2 > DMA channel 3

These priorities are valid in the TI state only. In the block transfer mode, the channel used for transfer is never switched.

In the single-step transfer mode, if a higher priority DMA transfer request is issued while the bus is released (in the TI state), the higher priority DMA transfer request is acknowledged.

Caution Be sure not to activate multiple DMA channels using the same start factor. If multiple channels are activated in this way, a lower priority DMA channel may be acknowledged prior to a higher priority DMA channel.

6.9 Next Address Setting Function

The DMA source address registers (DSAnH, DSAnL), DMA destination address registers (DDAnH, DDAnL), and DMA transfer count register (DBCn) are buffer registers with a 2-stage FIFO configuration (n = 0 to 3). When the terminal count is issued, these registers are automatically rewritten with the value that was set immediately before.

Therefore, during DMA transfer, transfer is automatically started when a new DMA transfer setting is made for these registers and both the Enn and MLEn bits of the DCHCn register are set (1) (however, the DMA transfer end interrupt may be issued even if DMA transfer is automatically started).

Figure 6-8 shows the configuration of the buffer register.




Figure 6-8. Buffer Register Configuration

6.10 DMA Transfer Start Factors

There are two types of DMA transfer start factors, as shown below.

(1) Request from software

If the STGn, Enn, and TCn bits of the DCHCn register are set as follows, DMA transfer starts (n = 0 to 3).

- STGn bit = 1
- Enn bit = 1
- TCn bit = 0

(2) Request from on-chip peripheral I/O

If, when the Enn and TCn bits of the DCHCn register are set as shown below, an interrupt request is issued from the on-chip peripheral I/O that is set in the DTFRn register, DMA transfer starts (n = 0 to 3).

- Enn bit = 1
- TCn bit = 0

6.11 Forcible Interruption

DMA transfer can be forcibly interrupted by NMI input during DMA transfer.

At such a time, the DMAC resets the Enn bit of the DCHCn register of all channels to 0 and the DMA transfer disabled state is entered. An NMI request can then be acknowledged after the DMA transfer executed during NMI input is terminated (n = 0 to 3).

In the single-step transfer mode or block transfer mode, the DMA transfer request is held in the DMAC. If the Enn bit is set to 1, DMA transfer restarts from the point it was interrupted.

In the single transfer mode, if the Enn bit is set to 1, the next DMA transfer request is acknowledged and DMA transfer starts.




Figure 6-9. Example of Forcible Interruption of DMA Transfer

6.12 DMA Transfer End

When DMA transfer ends and the TCn bit of the DCHCn register is set to 1, a DMA transfer end interrupt (INTDMAn) is issued to the interrupt controller (INTC) (n = 0 to 3).

6.13 Forcible Termination

In addition to the forcible interruption operation by means of NMI input, DMA transfer can be forcibly terminated by the INITn bit of the DCHCn register (n = 0 to 3).

★ Remark Because the DSAn, DDAn, and DBCn registers are FIFO-configured buffer registers, the values are held even after a forcible termination. Also, the next transfer condition can be set even during DMA transfer. But, because the DADCn and DCHCn registers are not buffer registers, setting during DMA transfer is invalid (refer to 6.9 Next Address Setting Function and 6.3.4 DMA addressing control registers 0 to 3 (DADC0 to DADC3)).

6.14 Cautions

(1) Memory boundary

The transfer operation is not guaranteed if the source or the destination address exceeds the area of DMA objects (external memory, internal RAM, or on-chip peripheral I/O) during DMA transfer.

(2) Transfer of misaligned data

DMA transfer of 16-bit bus width misaligned data is not supported.

(3) Times related to DMA transfer

The overhead before and after DMA transfer and the minimum execution clock for DMA transfer are shown below.

Internal RAM access: 1 clock

Note that for external memory access, the time depends on the type of external memory connected.

(4) Bus arbitration for CPU

The CPU can access external memory, on-chip peripheral I/O, and internal RAM not undergoing DMA transfer.

While data transfer between external memories or to and from I/O is being performed, the CPU can access internal RAM.

While data transfer is being executed between internal RAMs, the CPU can access external memory and onchip peripheral I/O.

(5) DMA start factors

Be sure not to activate multiple DMA channels using the same start factor. If multiple channels are activated in this way, a lower priority DMA channel may be acknowledged prior to a higher priority DMA channel.

*

CHAPTER 7 INTERRUPT/EXCEPTION PROCESSING FUNCTION

The V850E/IA2 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and can process a total of 48 interrupt requests.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850E/IA2 can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (i.e. fetching of an illegal opcode) (exception trap).

Eight levels of software-programmable priorities can be specified for each interrupt request. Interrupt servicing starts after at least 4 system clocks (125 ns (@ 40 MHz)) following the generation of an interrupt request.

7.1 Features

O Interrupts

- Non-maskable interrupts: 1 source
- Maskable interrupts: 47 sources
- 8 levels of programmable priorities (maskable interrupts)
- · Multiple interrupt control according to priority
- Masks can be specified for each maskable interrupt request.
- Noise elimination^{Note}, edge detection, and valid edge specification for external interrupt request signals.

Note For details of the noise eliminator, refer to 12.4 Noise Eliminator.

O Exceptions

- Software exceptions: 32 sources
- Exception traps: 2 sources (illegal opcode exception and debug trap)

Interrupt/exception sources are listed in Table 7-1.

Туре	Classification	Interrupt/Exception Source			Default	Exception	Handler	Restored PC	
		Name	Controlling Register	Generating Source	Generating Unit	Priority	Code	Address	
Reset	Interrupt	RESET	_	RESET input	Pin	-	0000H	00000000H	Undefined
Non-maskable	Interrupt	NMIO	_	NMI input	Pin	-	0010H	00000010H	nextPC
Software	Exception	TRAP0n ^{Note 1}	-	TRAP instruction	-	-	004nH ^{№te1}	00000040H	nextPC
exception	Exception	TRAP1n ^{Note 1}	_	TRAP instruction	_	-	005nH ^{№te1}	00000050H	nextPC
Exception trap	Exception	ILGOP/DBG0	-	Illegal opcode/ DBTRAP instruction	-	-	0060H	00000060H	nextPC
Maskable	Interrupt	INTP0	P0IC0	INTP0 pin	Pin	0	0080H	00000080H	nextPC
	Interrupt	INTP1	P0IC1	INTP1 pin	Pin	1	0090H	00000090H	nextPC
	Interrupt	INTP2	P0IC2	INTP2 pin	Pin	2	00A0H	000000A0H	nextPC
	Interrupt	INTP3	P0IC3	INTP3 pin	Pin	3	00B0H	000000B0H	nextPC
	Interrupt	INTP4	P0IC4	INTP4 pin	Pin	4	00C0H	000000C0H	nextPC
	Interrupt	_	_	Not used ^{Note 2}	_	_	-	000000D0H	_
	Interrupt	_	_	Not used ^{Note 2}	_	_	_	000000E0H	_
	Interrupt	INTDET0	DETIC0	AD0 voltage detection	ADC	5	00F0H	000000F0H	nextPC
	Interrupt	INTDET1	DETIC1	AD1 voltage detection	ADC	6	0100H	00000100H	nextPC
	Interrupt	INTTMOO	TM0IC0	TM00 underflow	RPU	7	0110H	00000110H	nextPC
	Interrupt	INTCM003	CM03IC0	CM003 match	RPU	8	0120H	00000120H	nextPC
	Interrupt	INTTM01	TM0IC1	TM01 underflow	RPU	9	0130H	00000130H	nextPC
	Interrupt	INTCM013	CM03IC1	CM013 match	RPU	10	0140H	00000140H	nextPC
	Interrupt	INTP100/	CC10IC0	INTP100 pin/	Pin/RPU	11	0150H	00000150H	nextPC
	monupt	INTCC100	0010100	CC100 match			010011	0000010011	
	Interrupt	INTP101/	CC10IC1	INTP101/INTP100 pin/	Pin/RPU	12	0160H	00000160H	nextPC
		INTCC101		CC101 match					
	Interrupt	INTCM100	CM10IC0	CM100 match	RPU	13	0170H	00000170H	nextPC
	Interrupt	INTCM101	CM10IC1	CM101 match	RPU	14	0180H	00000180H	nextPC
	Interrupt	-	_	Not used ^{Note 2}	_	-	_	00000190H	_
	Interrupt	_	-	Not used ^{Note 2}	_	-	_	000001A0H	-
	Interrupt	-	-	Not used ^{Note 2}	-	-	-	000001B0H	-
	Interrupt	-	-	Not used ^{Note 2}	-	-	-	000001C0H	-
	Interrupt	INTTM20	TM2IC0	TM20 overflow	RPU	15	01D0H	000001D0H	nextPC
	Interrupt	INTTM21	TM2IC1	TM20 overflow	RPU	16	01E0H	000001E0H	nextPC
	Interrupt	INTP20/INTCC20	CC2IC0	INTP20 pin/CC20 match	Pin/RPU	17	01F0H	000001F0H	nextPC
	Interrupt	INTP21/INTCC21	CC2IC1	INTP21 pin/CC21 match	Pin/RPU	18	0200H	00000200H	nextPC
	Interrupt	INTP22/INTCC22	CC2IC2	INTP22 pin/CC22 match	Pin/RPU	19	0210H	00000210H	nextPC
	Interrupt	INTP23/INTCC23	CC2IC3	INTP23 pin/CC23 match	Pin/RPU	20	0220H	00000220H	nextPC
	Interrupt	INTP24/INTCC24	CC2IC4	INTP24 pin/CC24 match	Pin/RPU	21	0230H	00000230H	nextPC
	Interrupt	INTP25/INTCC25	CC2IC5	INTP25 pin/CC25 match	Pin/RPU	22	0240H	00000240H	nextPC
	Interrupt	INTTM3	TM3IC0	TM3 overflow	RPU	23	0250H	00000250H	nextPC
	Interrupt	INTP30/INTCC30	CC3IC0	INTP30 pin/CC30 match	Pin/RPU	24	0260H	00000260H	nextPC
	Interrupt	INTP31/INTCC31	CC3IC1	INTP31 pin/CC31 match	Pin/RPU	25	0270H	0000020011 00000270H	nextPC
	Interrupt		CM4IC0	CM4 match signal	RPU	26	0280H	00000280H	nextPC
	Interrupt	INTDMA0	DMAIC0	End of DMA0 transfer	DMA	27	0290H	00000290H	nextPC
	Interrupt	INTDMA1	DMAIC1	End of DMA1 transfer	DMA	28	02A0H	000002A0H	nextPC

Table 7-1. Interrupt/Exception Source List (1/2)

Notes 1. n = 0 to FH

2. Reserved for expansion to the V850E/IA1.

Туре	Classification	assification Interrupt/Exception Source					Exception	Handler	Restored PC
		Name	Controlling Register	Generating Source	Generating Unit	Priority	Code	Address	
Maskable	Interrupt	INTDMA2	DMAIC2	End of DMA2 transfer	DMA	29	02B0H	000002B0H	nextPC
	Interrupt	INTDMA3	DMAIC3	End of DMA3 transfer	DMA	30	02C0H	000002C0H	nextPC
	Interrupt	-	-	Not used ^{Note}	-	-	_	000002D0H	-
	Interrupt	_	_	Not used ^{Note}	-	-	_	000002E0H	-
	Interrupt	_	-	Not used ^{Note}	-	-	-	000002F0H	-
	Interrupt	_	-	Not used ^{Note}	-	-	-	00000300H	-
	Interrupt	INTCSI0	CSIICO	CSI0 transmission complete	SIO	31	0310H	00000310H	nextPC
	Interrupt	INTCSI1	CSIIC1	CSI1 reception complete	SIO	32	0320H	00000320H	nextPC
	Interrupt	INTSR0	SRIC0	UART0 reception complete	SIO	33	0330H	00000330H	nextPC
	Interrupt	INTSTO	STIC0	UART0 transmission complete	SIO	34	0340H	00000340H	nextPC
	Interrupt	INTSER0	SEIC0	UART0 receiver error	SIO	35	0350H	00000350H	nextPC
	Interrupt	INTSR1	SRIC1	UART1 reception complete	SIO	36	0360H	00000360H	nextPC
	Interrupt	INTST1	STIC1	UART1 transmission complete	SIO	37	0370H	00000370H	nextPC
	Interrupt	_	-	Not used ^{Note}	_	-	_	00000380H	-
	Interrupt	_	-	Not used ^{Note}	_	-	_	00000390H	-
	Interrupt	INTAD0	ADIC0	End of AD0 conversion	ADC	38	03A0H	000003A0H	nextPC
	Interrupt	INTAD1	ADIC1	End of AD0 conversion	ADC	39	03B0H	000003B0H	nextPC
	Interrupt	_	-	Not used ^{Note}	-	-	-	000003C0H	-
	Interrupt	-	-	Not used ^{Note}	-	-	-	000003D0H	-
	Interrupt	_	-	Not used ^{Note}	-	-	-	000003E0H	-
	Interrupt	INTCM010	CM00IC1	CM010 match	RPU	40	03F0H	000003F0H	nextPC
	Interrupt	INTCM011	CM01IC1	CM011 match	RPU	41	0400H	00000400H	nextPC
	Interrupt	INTCM012	CM02IC1	CM012 match	RPU	42	0410H	00000410H	nextPC
	Interrupt	INTCM014	CM04IC1	CM014 match	RPU	43	0420H	00000420H	nextPC
	Interrupt	INTCM015	CM05IC1	CM015 match	RPU	44	0430H	00000430H	nextPC
	Interrupt	INTCM004	CM04IC0	CM004 match	RPU	45	0440H	00000440H	nextPC
	Interrupt	INTCM005	CM05IC0	CM005 match	RPU	46	0450H	00000450H	nextPC

Table 7-1. Interrupt/Exception Source List (2/2)

Note Reserved for expansion to the V850E/IA1.

Remarks 1. Default priority:	The priority order when two or more maskable interrupt requests are generated at
	the same time. The highest priority is 0.

Restored PC: The value of the PC saved to EIPC or FEPC when interrupt/exception processing is started. However, the value of the PC saved when an interrupt is acknowledged during division (DIV, DIVH, DIVU, DIVHU) instruction execution is the value of the PC of the current instruction (DIV, DIVH, DIVU, DIVHU).

nextPC: The PC value that starts the processing following interrupt/exception processing.

 The execution address of the illegal instruction when an illegal opcode exception occurs is calculated by (Restored PC – 4).

7.2 Non-Maskable Interrupt

A non-maskable interrupt request is acknowledged unconditionally, even when interrupts are in the interrupt disabled (DI) status. An NMI is not subject to priority control and takes precedence over all the other interrupts.

A non-maskable interrupt request is input from the NMI pin. When the valid edge specified by bit 0 (ESN0) of the external interrupt mode register 0 (INTM0) is detected on the NMI pin, the interrupt occurs.

While the service program of the non-maskable interrupt is being executed (PSW.NP = 1), the acknowledgement of another non-maskable interrupt request is held pending. The pending NMI is acknowledged after the original service program of the non-maskable interrupt under execution has been terminated (by the RETI instruction). Note that if two or more NMI requests are input during the execution of the service program for an NMI, the number of NMIs that will be acknowledged after PSW.NP is cleared to 0 is only one.

Remark PSW.NP: The NP bit of the PSW register.

7.2.1 Operation

If a non-maskable interrupt is generated, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to FEPC.
- (2) Saves the current PSW to FEPSW.
- (3) Writes exception code 0010H to the higher halfword (FECC) of ECR.
- (4) Sets the NP and ID bits of the PSW and clears the EP bit.
- (5) Sets the handler address (00000010H) corresponding to the non-maskable interrupt to the PC, and transfers control.

The servicing configuration of a non-maskable interrupt is shown in Figure 7-1.




Figure 7-1. Servicing Configuration of Non-Maskable Interrupt




Figure 7-2. Acknowledging Non-Maskable Interrupt Request

7.2.2 Restore

Execution is restored from the non-maskable interrupt servicing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- (1) Restores the values of the PC and the PSW from FEPC and FEPSW, respectively, because the EP bit of the PSW is 0 and the NP bit of the PSW is 1.
- (2) Transfers control back to the address of the restored PC and PSW.

Figure 7-3 illustrates how the RETI instruction is processed.





Figure 7-3. RETI Instruction Processing

7.2.3 Non-maskable interrupt status flag (NP)

The NP flag is a status flag that indicates that non-maskable interrupt (NMI) servicing is under execution.

This flag is set when an NMI interrupt has been acknowledged, and masks all interrupt requests and exceptions to prohibit multiple interrupts from being acknowledged.




7.2.4 Edge detection function

(1) External interrupt mode register 0 (INTM0)

External interrupt mode register 0 (INTM0) is a register that specifies the valid edge of a non-maskable interrupt (NMI). The NMI valid edge can be specified to be either the rising edge or the falling edge by the ESN0 bit.

This register can be read/written in 8-bit or 1-bit units.



7.3 Maskable Interrupts

Maskable interrupt requests can be masked by interrupt control registers. The V850E/IA2 has 47 maskable interrupt sources.

If two or more maskable interrupt requests are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of priorities can be specified by using the interrupt control registers (programmable priority control).

When an interrupt request has been acknowledged, the acknowledgement of other maskable interrupt requests is disabled and the interrupt disabled (DI) status is set.

When the EI instruction is executed in an interrupt servicing routine, the interrupt enabled (EI) status is set, which enables servicing of interrupts having a higher priority than the interrupt request in progress (specified by the interrupt control register). Note that only interrupts with a higher priority will have this capability; interrupts with the same priority level cannot be nested.

However, if multiple interrupts are executed, the following processing is necessary.

- <1> Save EIPC and EIPSW in memory or a general-purpose register before executing the EI instruction.
- <2> Execute the DI instruction before executing the RETI instruction, then reset EIPC and EIPSW with the values saved in <1>.

7.3.1 Operation

If a maskable interrupt occurs by INT input, the CPU performs the following processing, and transfers control to a handler routine.

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code to the lower halfword of ECR (EICC).
- (4) Sets the ID bit of the PSW and clears the EP bit.
- (5) Sets the handler address corresponding to each interrupt to the PC, and transfers control.

The servicing configuration of a maskable interrupt is shown in Figure 7-4.




Figure 7-4. Maskable Interrupt Servicing

The INT input masked by the interrupt controllers and the INT input that occurs while another interrupt is being serviced (when PSW.NP = 1 or PSW.ID = 1) are held pending internally by the interrupt controller. In such case, if the interrupts are unmasked, or when PSW.NP = 0 and PSW.ID = 0 as set by the RETI and LDSR instructions, input of the pending INT starts the new maskable interrupt servicing.


7.3.2 Restore

Recovery from maskable interrupt servicing is carried out by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following steps, and transfers control to the address of the restored PC.

- (1) Restores the values of the PC and the PSW from EIPC and EIPSW because the EP bit of the PSW is 0 and the NP bit of the PSW is 0.
- (2) Transfers control to the address of the restored PC and PSW.

Figure 7-5 illustrates the processing of the RETI instruction.





7.3.3 Priorities of maskable interrupts

The V850E/IA2 provides multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.

There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels that are specified by the interrupt priority level specification bit (xxPRn) of the interrupt control register (xxICn). When two or more interrupts having the same priority level specified by the xxPRn bit are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request type (default priority level) beforehand. For more information, refer to **Table 7-1 Interrupt/Exception Source List**. The programmable priority control customizes interrupt requests into eight levels by setting the priority level specification flag.

Note that when an interrupt request is acknowledged, the ID flag of PSW is automatically set to 1. Therefore, when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the EI instruction in the interrupt service program) to set the interrupt enable mode.

Remark xx: Identification name of each peripheral unit (refer to Table 7-2)

n: Peripheral unit number (refer to Table 7-2)




Figure 7-6. Example of Servicing in Which Another Interrupt Request Is Issued While an Interrupt Is Being Serviced (1/2)




Figure 7-6. Example of Servicing in Which Another Interrupt Request Is Issued While an Interrupt Is Being Serviced (2/2)




Figure 7-7. Example of Servicing Interrupt Requests Generated Simultaneously

7.3.4 Interrupt control register (xxICn)

An interrupt control register is assigned to each interrupt request (maskable interrupt) and sets the control conditions for each maskable interrupt request.

This register can be read/written in 8-bit or 1-bit units.

★ Caution Read the xxIFn bit of the xxICn register in the interrupt disabled (DI) state. Otherwise if the timing of interrupt acknowledgement and bit reading conflict, normal values may not be read.

xICn	xxll	Fn	xxMKn	0	0	0	xxPRn2	xxPRn1	xxPRn0	Address FFFFF110H to FFFF18AH	After reset 47H				
Bit pos	ition	n Bit name			Function										
7		xxIFn													
6	6 xxMKn		ИKn	0: Ena	This is an interrupt mask flag. 0: Enables interrupt servicing 1: Disables interrupt servicing (pending)										
2 to	0		PRn2 to PRn0	8 levels o	f priority o	rder are s	pecified for	r each inter	rupt.						
				xxPRn	2 xxPF	Rn1 xxF	PRn0	Inte	rrupt priori	ty specification bit					
				0	0		0 Sp	ecifies leve	el 0 (highes	st).					
				0	0		·	ecifies leve							
				0	1		0 Sp	ecifies leve	el 2.						
				0	1			ecifies leve							
				1	0			ecifies leve							
				1	0		· ·	ecifies leve							
				1	1			ecifies leve							
				1	1		1 Sp	ecifies leve	l 7 (lowest	i).					
		1													

The address and bit of each interrupt control register are as follows.

Address	Register				E	Bit			
		<7>	<6>	5	4	3	<2>	<1>	<0>
FFFFF110H	P0IC0	P0IF0	P0MK0	0	0	0	P0PR02	P0PR01	P0PR00
FFFFF112H	P0IC1	P0IF1	P0MK1	0	0	0	P0PR12	P0PR11	P0PR10
FFFFF114H	P0IC2	P0IF2	P0MK2	0	0	0	P0PR22	P0PR21	P0PR20
FFFFF116H	P0IC3	P0IF3	P0MK3	0	0	0	P0PR32	P0PR31	P0PR30
FFFFF118H	P0IC4	P0IF4	P0MK4	0	0	0	P0PR42	P0PR41	P0PR40
FFFFF11AH	Not used ^{Note}	-	_	_	_	-	_	_	_
FFFFF11CH	Not used ^{Note}	_	-	-	-	_	_	_	-
FFFFF11EH	DETIC0	DETIF0	DETMK0	0	0	0	DETPR02	DETPR01	DETPR00
FFFFF120H	DETIC1	DETIF1	DETMK1	0	0	0	DETPR12	DETPR11	DETPR10
FFFFF122H	TM0IC0	TM0IF0	тмомко	0	0	0	TM0PR02	TM0PR01	TM0PR00
FFFFF124H	CM3IC0	CM03IF0	CM03MK0	0	0	0	CM03PR02	CM03PR01	CM03PRC0
FFFFF126H	TM0IC1	TM0IF1	TM0MK1	0	0	0	TM0PR12	TM0PR11	TM0PR10
FFFFF128H	CM03IC1	CM03IF1	CM03MK1	0	0	0	CM03PR12	CM03PR11	CM03PR10
FFFFF12AH	CC10IC0	CC10IF0	CC10MK0	0	0	0	CC10PR02	CC10PR01	CC10PR00
FFFFF12CH	CC1CIC1	CC10IF1	CC10MK1	0	0	0	CC10PR12	CC10PR11	CC10PR10
FFFFF12EH	CM10IC0	CM10IF0	CM10MK0	0	0	0	CM10PR02	CM10PR01	CM10PR00
FFFFF130H	CM10IC1	CM10IF1	CM10MK1	0	0	0	CM10PR12	CM10PR11	CM10PR10
FFFFF132H	Not used ^{Note}	_	_	_	_	_	_	_	_
FFFFF134H	Not used ^{Note}		_	_	-	Ι	_	_	_
FFFFF136H	Not used ^{Note}		_	_	-	Ι	_	_	_
FFFFF138H	Not used ^{Note}	_	-	_	_	_	-	_	-
FFFFF13AH	TM2IC0	TM2IF0	TM2MK0	0	0	0	TM2PR02	TM2PR01	TM2PR00
FFFFF13CH	TM2IC1	TM2IF1	TM2MK1	0	0	0	TM2PR12	TM2PR11	TM2PR10
FFFFF13EH	CC2IC0	CC2IF0	CC2MK0	0	0	0	CC2PR02	CC2PR01	CC2PR00
FFFFF140H	CC2IC1	CC2IF1	CC2MK1	0	0	0	CC2PR12	CC2PR11	CC2PR10
FFFFF142H	CC2IC2	CC2IF2	CC2MK2	0	0	0	CC2PR22	CC2PR21	CC2PR20
FFFFF144H	CC2IC3	CC2IF3	CC2MK3	0	0	0	CC2PR32	CC2PR31	CC2PR30
FFFFF146H	CC2IC4	CC2IF4	CC2MK4	0	0	0	CC2PR42	CC2PR41	CC2PR40
FFFFF148H	CC2IC5	CC2IF5	CC2MK5	0	0	0	CC2PR52	CC2PR51	CC2PR50
FFFFF14AH	TM3IC0	TM3IF0	ТМЗМК0	0	0	0	TM3PR02	TM3PR01	TM3PR00
FFFFF14CH	CC3IC0	CC3IF0	CC3MK0	0	0	0	CC3PR02	CC3PR01	CC3PR00
FFFFF14EH	CC3IC1	CC3IF1	CC3MK1	0	0	0	CC3PR12	CC3PR11	CC3PR10

Table 7-2.	Addresses and	Bits of Interrupt	Control Registers (1/2)

Note Reserved for expansion to V850E/IA1.

Address	Register				E	Bit			
		<7>	<6>	5	4	3	<2>	<1>	<0>
FFFFF150H	CM4IC0	CM4IF0	CM4MK0	0	0	0	CM4PR02	CM4PR01	CM4PR00
FFFFF152H	DMAIC0	DMAIF0	DMAMK0	0	0	0	DMAPR02	DMAPR01	DMAPR00
FFFFF154H	DMAIC1	DMAIF1	DMAMK1	0	0	0	DMAPR12	DMAPR11	DMAPR10
FFFFF156H	DMAIC2	DMAIF2	DMAMK2	0	0	0	DMAPR22	DMAPR21	DMAPR20
FFFFF158H	DMAIC3	DMAIF3	DMAMK3	0	0	0	DMAPR32	DMAPR31	DMAPR30
FFFFF15AH	Not used ^{Note}		_	_	_	_	_	_	-
FFFFF15CH	Not used ^{Note}	_	-	-	-	_	_	_	-
FFFFF15EH	Not used ^{Note}	_	-	-	-	_	_	_	-
FFFFF160H	Not used ^{Note}	Ι	_	_	-	_	_	_	_
FFFFF162H	CSIIC0	CSIIF0	CSIMK0	0	0	0	CSIPR02	CSIPR01	CSIPR00
FFFFF164H	CSIIC1	CSIIF1	CSIMK1	0	0	0	CSIPR12	CSIPR11	CSIPR10
FFFFF166H	SRIC0	SRIF0	SRMK0	0	0	0	SRPR02	SRPR01	SRPR00
FFFFF168H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF16AH	SEIC0	SEIF0	SEMK0	0	0	0	SEPR02	SEPR01	SEPR00
FFFFF16CH	SRIC1	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10
FFFFF16EH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10
FFFFF170H	Not used ^{Note}	_	-	-	-	_	_	_	-
FFFFF172H	Not used ^{Note}	_	_	-	_	_	_	_	-
FFFFF174H	ADIC0	ADIF0	ADMK0	0	0	0	ADPR02	ADPR01	ADPR00
FFFFF176H	ADIC1	ADIF1	ADMK1	0	0	0	ADPR12	ADPR11	ADPR10
FFFFF178H	Not used ^{Note}	_	-	_	-	_	_	_	_
FFFFF17AH	Not used ^{Note}	_	_	_	-	_	_	_	-
FFFFF17CH	Not used ^{Note}	_	-	-	-	_	_	_	-
FFFFF17EH	CM00IC1	CM00IF1	CM00MK1	0	0	0	CM00PR12	CM00PR11	CM00PR10
FFFFF180H	CM01IC1	CM01IF1	CM01MK1	0	0	0	CM01PR12	CM01PR11	CM01PR10
FFFFF182H	CM02IC1	CM02IF1	CM02MK1	0	0	0	CM02PR12	CM02PR11	CM02PR10
FFFFF184H	CM04IC1	CM04IF1	CM04MK1	0	0	0	CM04PR12	CM04PR11	CM04PR10
FFFFF186H	CM05IC1	CM05IF1	CM05MK1	0	0	0	CM05PR12	CM05PR11	CM05PR10
FFFFF188H	CM04IC0	CM04IF0	CM04MK0	0	0	0	CM04PR02	CM04PR01	CM04PR00
FFFFF18AH	CM05IC0	CM05IF0	CM05MK0	0	0	0	CM05PR02	CM05PR01	CM05PR00

Table 7-2. Addresses and Bits of Interrupt Control Registers (2/2)

Note Reserved for expansion to V850E/IA1.

7.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)

These registers set the interrupt mask state for the maskable interrupts.

The xxMKn bit of the IMR0 to IMR3 registers is equivalent to the xxMKn bit of the xxICn register.

IMRm can be read/written in 16-bit units (m = 0 to 3).

When the IMRm register is divided into two registers: higher 8 bits (IMRmH register) and lower 8 bits (IMRmL register), these registers can be read/written in 8-bit or 1-bit units.

	<15>	<14>	<13>	<12>	<11>	<10>	<9>	<8>	Address	After reset
IMR0	CM10MK0	CC10MK1	CC10MK0	CM03MK1	TM0MK1	CM03MK0	тмомко	DETMK1	FFFFF100H	FFFFH
	<7>	6	5	<4>	<3>	<2>	<1>	<0>		
	DETMK0	1	1	P0MK4	P0MK3	P0MK2	P0MK1	P0MK0		
	<15>	<14>	<13>	<12>	<11>	<10>	<9>	<8>	Address	After reset
IMR1	CC3MK1	CC3MK0	ТМЗМК0	CC2MK5	CC2MK4	CC2MK3	CC2MK2	CC2MK1	FFFFF102H	FFFFH
	<7>	<6>	<5>	4	3	2	1	<0>		
	CC2MK0	TM2MK1	TM2MK0	1	1	1	1	CM10MK1		
	<15>	<14>	<13>	<12>	<11>	<10>	<9>	8	Address	After reset
IMR2	STMK1	SRMK1	SEMK0	STMK0	SRMK0	CSIMK1	CSIMK0	1	FFFFF104H	FFFFH
	7	6	5	<4>	<3>	<2>	<1>	<0>		
	1	1	1	DMAMK3	DMAMK2	DMAMK1	DMAMK0	CM4MK0		
	15	14	<13>	<12>	<11>	<10>	<9>	<8>	Address	After reset
IMR3	1	1	CM05MK0	CM04MK0	CM05MK1	CM04MK1	CM02MK1	CM01MK1	FFFFF106H	FFFFH
	<7>	6	5	4	<3>	<2>	1	0		
	CM00MK1	1	1	1	ADMK1	ADMK0	1	1		
					1					
Bit	position	Bit	name				Func	tion		


7.3.6 In-service priority register (ISPR)

This register holds the priority level of the maskable interrupt currently acknowledged. When an interrupt request is acknowledged, the bit of this register corresponding to the priority level of that interrupt request is set to 1 and remains set while the interrupt is serviced.

When the RETI instruction is executed, the bit corresponding to the interrupt request having the highest priority is automatically reset to 0 by hardware. However, it is not reset to 0 when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only in 8-bit or 1-bit units.

★ Caution In the interrupt enabled (EI) state, if an interrupt is acknowledged during the reading of the ISPR register, the value of the ISPR register may be read after the bit is set (1) by this interrupt acknowledgement. To read the value of the ISPR register properly before interrupt acknowledgement, read it in the interrupt disabled (DI) state.



7.3.7 Maskable interrupt status flag (ID)

The ID flag is bit 5 of the PSW and this controls the maskable interrupt's operating state, and stores control information regarding enabling or disabling of interrupt requests.

з PSW о		8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NP EP ID SAT CY OV S Z 00000020H
Bit position	Bit name	Function
5	ID	 Indicates whether maskable interrupt servicing is enabled or disabled. 0: Maskable interrupt request acknowledgement enabled 1: Maskable interrupt request acknowledgement disabled (pending) This bit is set to 1 by the DI instruction and reset to 0 by the EI instruction. Its value is also modified by the RETI instruction or LDSR instruction when referencing the PSW. Non-maskable interrupt requests and exceptions are acknowledged regardless of this flag. When a maskable interrupt is acknowledged, the ID flag is automatically set to 1 by hardware. The interrupt request generated during the acknowledgement disabled period (ID = 1) is acknowledged when the xxIFn bit of xxICn register is set to 1, and the ID flag is reset to 0.

7.3.8 Interrupt trigger mode selection

The valid edge of the INTPn, ADTRG0, ADTRG1, TIUD10, TCUD10, TCLR10, TCLR3, and TI3 pins can be selected by program. The edge that can be selected as the valid edge is one of the following (n = 0 to 4, 20 to 25, 30, 31, 100, 101).

- Rising edge
- Falling edge
- Both the rising and falling edges

When the INTPn, ADTRG0, ADTRG1, TIUD10, TCUD10, TCLR10, TCLR3, and TI3 signals are edge-detected, they become an interrupt source or capture trigger.

The valid edge is specified by external interrupt mode registers 1 and 2 (INTM1 and INTM2), signal edge selection register 10 (SESA10), the valid edge selection register (SESC), and TM2 input filter mode registers 0 to 5 (FEM0 to FEM5).

(1) External interrupt mode registers 1, 2 (INTM1, INTM2)

These registers specify the valid edge for external interrupt requests (INTP0 to INTP4), input via external pins.

The correspondence between each register and the external interrupt requests that register controls is shown below.


• INTM1: INTP0, INTP1, INTP2/ADTRG0, INTP3/ADTRG1

• INTM2: INTP4

INTP2 and INTP3 function alternately as ADTRG0 and ADTRG1 (A/D converter external trigger input). Therefore, if the external trigger mode has been set by the TRG0 to TRG2 bits of A/D converter mode register n0 (ADSCMn0), setting the ES20 and ES21, and ES30 and ES31 bits of INTM1 also specifies the valid edge of the external trigger input (ADTRG0 and ADTRG1) (n = 0, 1).

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

These registers can be read/written in 8-bit or 1-bit units.



(2) Signal edge selection register 10 (SESA10)

These registers specify the valid edge of external interrupt requests (INTP100, INTP101, TIUD10, TCUD10, and TCLR10), input via external pins.

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

These registers can be read/written in 8-bit or 1-bit units.

- Cautions 1. The bits of the SESA10 register cannot be changed during TM10 operation (TM1CE0 bit of timer control register 10 (TMC10) = 1).
 - 2. TM1CE0 bit must be set (1) before using the TCUD10/INTP100 and TCLR10/INTP101 pins as INTP100 and INTP101, even if not using timer 1.
 - Setting the trigger mode of the INTP100, INTP101, TIUD10, TCUD10, or TCLR10 pin should be performed after setting the PMC1 register. If the PMC1 register is set after setting the SESA10 register, an invalid interrupt may occur when the PMC1 register is set.

ESA10 TESI	JD01 TESUD	00 CESUDO	1 CESUD00	IES1011	IES1010	IES1001	IES1000	FFFFF5EDH	00H
TIU	D10, TCUD1	о тс	LR10	INTE	P101	INTE	P100		
Bit position	Bit nam	e				Function			
7, 6	TESUD01 TESUD00	Spec	ifies the val	id edge of t	he TIUD10) and TCUE	010 pins.		
		т	ESUD01	TESUDO	00		Valid ec	lge	
			0	0	Falli	ng edge			
			0	1	Risir	ng edge			
			1	0	Setti	ng prohibit	ed		
			1	1	Both	rising and	falling edge	es	
		Cau	U 2. If sp	DC mode / TM10 oper	A ^{Note 1} and U ration has n (TESUD0	DC mode been spec)1 and TES	B ^{№™ 1} . cified in mo	000 bits are vali ode 4 ^{Note 2} , the va) for the TIUD10	alid edge

(1/2)

(2/2)

Bit position	Bit name			Function
5, 4	CESUD01, CESUD00	Specifies the va	lid edge of the	TLCR10 pin
		CESUD01	CESUD00	Valid edge
		0	0	Falling edge
		0	1	Rising edge
		1	0	Low level
		1	1	High level
		are as follows. 00: TM10 clea 01: TM10 clea 10: TM10 hold 11: TM10 hold Caution The	ared after detec ared after detec ds cleared statu ds cleared statu	ID01 and CESUD00 bits and the operation of TM10 tion of TCLR10 rising edge tion of TCLR10 falling edge s while TCLR10 input is low level s while TCLR10 input is high level ne CESUD01 and CESUD00 bits are valid only in
3, 2	IES1011,			pin selected using the CSL0 bit of the CSL10 register
	IES1010	(INTP101/INTP	100)	
	IES1010	IES1011	100) IES1010	Valid edge
	IES1010		[Valid edge Falling edge
	IES1010	IES1011	IES1010	-
	IES1010	IES1011 0	IES1010 0	Falling edge
	IES1010	IES1011 0 0	IES1010 0 1	Falling edge Rising edge
1, 0	IES1010 IES1001, IES1000	IES1011 0 0 1	IES1010 0 1 0 1	Falling edge Rising edge Setting prohibited Both rising and falling edges
1, 0	IES1001,	IES1011 0 0 1 1	IES1010 0 1 0 1	Falling edge Rising edge Setting prohibited Both rising and falling edges
1, 0	IES1001,	IES1011 0 1 1 Specifies the va	IES1010 0 1 0 1 lid edge of the	Falling edge Rising edge Setting prohibited Both rising and falling edges NTP100 pin
1, 0	IES1001,	IES1011 0 1 1 Specifies the va	IES1010 0 1 0 1 lid edge of the IES1000	Falling edge Rising edge Setting prohibited Both rising and falling edges NTP100 pin Valid edge
1, 0	IES1001,	IES1011 0 1 1 Specifies the value IES1001 0	IES1010 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Falling edge Rising edge Setting prohibited Both rising and falling edges INTP100 pin Valid edge Falling edge

Note See 9.2.4 (2) Timer unit mode register 0 (TUM0).

(3) Valid edge selection register (SESC)

This register specifies the valid edge for external interrupt requests (INTP30, INTP31, TCLR3, TI3), input via external pins.

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

This register can be read/written in 8-bit or 1-bit units.

- Cautions 1. The TM3CAE and TM3CE bits of timer control register 30 (TMC30) must be set (1) before using the TI3/TCLR3/INTP30 and TO3/INTP31 pins as INTP30 and INTP31, even if not using timer 3.
 - 2. Setting the trigger mode of the INTP30, INTP31, TCLR3, or TI3 pin should be performed after setting the PMC2 register.

If the PMC2 register is set after setting the SESC register, an invalid interrupt may occur when the PMC2 register is set.

	7		6	5	4		3	2	1	0	Address	After reset
SESC	TES3	1 T	ES30	CES	31 CES	30	IES311	IES310	IES301	IES300	FFFF689H	00H
E		TI3			TCLR3 INTP31 INTP30							
Bit pos	sition	В	it name						Function			
7,	6	TES TES		S	pecifies th	ne valio	d edge o	f the INTP3	0, INTP31,	TCLR3, or	TI3 pins.	
5,	4	CES	31,		xESn1	хE	Sn0			Valid edge	•	
		CES	30		0		0	Falling edge	e			
					0		1	Rising edge	9			
3,	2	IESS	311,		1		0	Setting prol	nibited			
		IESS	310		1		1	Both rising	and falling	edges		
1,	0	TES TES		R	lemark	n = 3,	, 30, 31					

(4) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)

These registers specify the valid edge for external interrupts input to timer 2 (INTP20 to INTP25). The correspondence between each register and the external interrupt request that register controls is shown below.

- FEM0: INTP20
- FEM1: INTP21
- FEM2: INTP22
- FEM3: INTP23
- FEM4: INTP24
- FEM5: INTP25

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

These registers can be read/written in 8-bit or 1-bit units.

- Cautions 1. Be sure to clear (0) the STFTE bit of timer 2 clock stop register 0 (STOPTE0) even when using the TI2/INTP20, TO21/INTP21, TO22/INTP22, TO23/INTP23, TO24/INTP24, and TCLR2/INTP25 pins as INTP20, INTP21, INTP22, INTP23, INTP24, and INTP25, respectively, even if not using timer 2.
 - 2. Setting the trigger mode of the INTP2n pin should be performed after setting the PMC2 register.

If the PMC2 register is set after setting the FEMn register, an invalid interrupt may occur when the PMC2 register is set (n = 0 to 5).

	7	6	5	4	3	2	1	0	Address	After reset
FEM0	DFEN0	0 0	0	0	EDGE010	EDGE000	TMS010	TMS000	FFFFF630H	00H
						P20				
	7	6	5	4	3	2	1	0	Address	After reset
FEM1	DFEN0	1 0	0	0	EDGE011	EDGE001	TMS011	TMS001	FFFFF631H	00H
					INT	P21				
	7	6	5	4	3	2	1	0	Address	After reset
FEM2	DFEN0	2 0	0	0	EDGE012	EDGE002	TMS012	TMS002	FFFFF632H	00H
					INT	P22				
	7	6	5	4	3	2	1	0	Address	After reset
FEM3	DFEN0	3 0	0	0	EDGE013	EDGE003	TMS013	TMS003	FFFFF633H	00H
					INT					
	7	6	5	4	3	2	1	0	Address	After reset
FEM4	DFEN0	4 0	0	0	EDGE014	EDGE004	TMS014	TMS004	FFFFF634H	00H
					INT					
	7	6	5	4	3	2	1	0	Address	After reset
FEM5	DFEN0	5 0	0	0	EDGE015	EDGE005	TMS015	TMS005	FFFFF635H	00H
	7	DFEN0n	C	cifies the fil): Analog f 1: Digital fil		ITP2n pin.				
2	, 2	EDGE01n,		(cloc	the DFEN k selected l alid edge of	by the PRI	M02 regist	-	of the digital fil	Iter is fxtm2
5	,	EDGE00n	Spe				n pin.			
			E	DGE01n	EDGE0	0n		Opera	tion	
				0	0	Inte	errupt by IN	TCC2n ^{Note}		
				0	1	Ris	ing edge			
				1	0	Fall	ling edge			
				1	1	Bot	h rising an	d falling edg	jes	
			Not	set whe	n INTCC2r	n is selecte	ed by a m	atch betwe	en TM20, TM	21 and the

(2/2)

Bit position	Bit name			Function
1, 0	TMS01n, TMS00n	Selects the capt	ure input ^{Note} .	
		TMS01n	TMS00n	Operation
		0	0	Used as a pin
		0	1	Digital filter (noise eliminator specification)
		1	0	Timer-based capture to subchannel 1
		1	1	Timer-based capture to subchannel 2
regist	•	IS01m and TMS		nd INTCM101 is valid only for the FEM1 and FE he FEMm register to 00B or 01B. All other sett
registe are pr Subch	ers. Set the TM ohibited (m = 1,	IS01m and TMS 3 to 5). of timer 2 can be	00m bits of tl	-
regist are pr Subcł An ex	ers. Set the TM ohibited (m = 1, nannels 1 and 2 ample is given b	IS01m and TMS 3 to 5). of timer 2 can be	00m bits of tl	he FEMm register to 00B or 01B. All other sett
regist are pr Subch An ex (a) Whe	ers. Set the TM ohibited (m = 1, nannels 1 and 2 ample is given b	IS01m and TMS 3 to 5). of timer 2 can be below. 1 is captured by	00m bits of tl	he FEMm register to 00B or 01B. All other sett
regist are pr Subch An ex (a) Whe FEW TMIC	ers. Set the TM ohibited (m = 1, nannels 1 and 2 ample is given b n subchannel 11 register = xxx C0 register = 000	IS01m and TMS 3 to 5). of timer 2 can be below. 1 is captured by xxx10B 000010B	00m bits of the captured by	he FEMm register to 00B or 01B. All other sett
regist are pr Subch An ex (a) Whe FEM TMIC (b) Whe	ers. Set the TM ohibited (m = 1, nannels 1 and 2 ample is given b n subchannel 11 register = xxx C0 register = 000 n subchannel	IS01m and TMS 3 to 5). of timer 2 can be pelow. 1 is captured by xxx10B 000010B 2 is captured by	00m bits of the captured by	he FEMm register to 00B or 01B. All other sett
registo are pr Subch An ex (a) Whe FEM TMIC (b) Whe FEM	ers. Set the TM ohibited (m = 1, nannels 1 and 2 ample is given b n subchannel 11 register = xxx C0 register = 000	IS01m and TMS 3 to 5). of timer 2 can be below. 1 is captured by xxx10B 000010B 2 is captured by xxx11B	00m bits of the captured by	he FEMm register to 00B or 01B. All other sett

7.4 Software Exception

A software exception is generated when the CPU executes the TRAP instruction, and can be always acknowledged.

7.4.1 Operation

If a software exception occurs, the CPU performs the following processing, and transfers control to the handler routine:

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- (4) Sets the EP and ID bits of the PSW.
- (5) Sets the handler address (00000040H or 00000050H) corresponding to the software exception to the PC, and transfers control.

Figure 7-8 illustrates the processing of a software exception.




Figure 7-8. Software Exception Processing

The handler address is determined by the TRAP instruction's operand (vector). If the vector is 0 to 0FH, it becomes 00000040H, and if the vector is 10H to 1FH, it becomes 00000050H.

7.4.2 Restore

Recovery from software exception processing is carried out by the RETI instruction.

By executing the RETI instruction, the CPU carries out the following processing and shifts control to the restored PC's address.

- (1) Loads the restored PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 1.
- (2) Transfers control to the address of the restored PC and PSW.

Figure 7-9 illustrates the processing of the RETI instruction.




Figure 7-9. RETI Instruction Processing

7.4.3 Exception status flag (EP)

The EP flag is bit 6 of PSW, and is a status flag used to indicate that exception processing is in progress. It is set when an exception occurs.

PSW	31 0 0		8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 NP EP ID SAT CY OV S Z
Bit posi	tion	Bit name	Function
6		EP	Shows that exception processing is in progress. 0: Exception processing not in progress.

7.5 Exception Trap

An exception trap is an interrupt that is requested when an illegal execution of an instruction takes place. In the V850E/IA2, an illegal opcode exception (ILGOP: Illegal Opcode Trap) is considered as an exception trap.

7.5.1 Illegal opcode definition

The illegal instruction has an opcode (bits 10 to 5) of 111111B, sub-opcodes of 0111B to 1111B (bits 26 to 23), and 0B (bit 16). An exception trap is generated when an instruction applicable to this illegal instruction is executed.

×××	××	1 1	1	1 1	1	\times	××	×	\times	××	< ×	×х	0	to	I	×	××	×	××	
			'	• •	'				~				1	1 1	1					

Caution Since it is possible that this instruction will be assigned to an illegal opcode in the future, it is recommended that it not be used.


(1) Operation

If an exception trap occurs, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to DBPC.
- (2) Saves the current PSW to DBPSW.
- (3) Sets the NP, EP, and ID bits of the PSW.
- (4) Sets the handler address (00000060H) corresponding to the exception trap to the PC, and transfers control.

Figure 7-10 illustrates the processing of the exception trap.

Figure 7-10. Exception Trap Processing





(2) Restore

Recovery from an exception trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.

- (1) Loads the restored PC and PSW from DBPC and DBPSW.
- (2) Transfers control to the address indicated by the restored PC and PSW.

Figure 7-11 illustrates the restore processing from an exception trap.





7.5.2 Debug trap

The debug trap is an exception that can be acknowledged every time and is generated by execution of the DBTRAP instruction.

When the debug trap is generated, the CPU performs the following processing.

(1) Operation

When the debug trap is generated, the CPU performs the following processing, transfers control to the debug monitor routine, and shifts to debug mode.

- (1) Saves the restored PC to DBPC.
- (2) Saves the current PSW to DBPSW.
- (3) Sets the NP, EP and ID bits of the PSW.
- (4) Sets the handler address (0000060H) corresponding to the debug trap to the PC and transfers control.

Figure 7-12 illustrates the processing of the debug trap.




Figure 7-12. Debug Trap Processing


(2) Restore

Recovery from a debug trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.

- (1) Loads the restored PC and PSW from DBPC and DBPSW.
- (2) Transfers control to the address indicated by the restored PC and PSW.

Figure 7-13 illustrates the restore processing from a debug trap.





7.6 Multiple Interrupt Servicing Control

Multiple interrupt servicing control is a process by which an interrupt request that is currently being processed can be interrupted during processing if there is an interrupt request with a higher priority level, and the higher priority interrupt request is received and processed first.

If there is an interrupt request with a lower priority level than the interrupt request currently being processed, that interrupt request is held pending.


Maskable interrupt multiple processing control is executed when interrupts are enabled (ID = 0). Thus, if multiple interrupts are executed, it is necessary for interrupts to be enabled (ID = 0) even during an interrupt servicing routine.

If a maskable interrupt or a software exception is generated in a maskable interrupt or software exception service program, it is necessary to save EIPC and EIPSW.

This is accomplished by the following procedure.

(1) Acknowledgement of maskable interrupts in service program

Service program of maskable interrupt or exception



Maskable interrupt acknowledgement

(2) Generation of exception in service program

Service program of maskable interrupt or exception

... • EIPC saved to memory or register • EIPSW saved to memory or register ... • TRAP instruction ... • Saved value restored to EIPSW • Saved value restored to EIPC • RETI instruction

← Exception such as TRAP instruction acknowledged.

The priority order for multiple interrupt servicing control has 8 levels, from 0 to 7 for each maskable interrupt request (0 is the highest priority), but it can be set as desired via software. Setting of the priority order level is done using the xxPRn0 to xxPRn2 bits of the interrupt control request register (xxlCn), which is provided for each maskable interrupt request. After system reset, an interrupt request is masked by the xxMKn bit and the priority order is set to level 7 by the xxPRn0 to xxPRn2 bits.

The priority order of maskable interrupts is as follows.

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 > Level 5 > Level 6 > Level 7 (Low)

Interrupt servicing that has been suspended as a result of multiple servicing control is resumed after the servicing of the higher priority interrupt has been completed and the RETI instruction has been executed. A pending interrupt request is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed.

Caution In a non-maskable interrupt servicing routine (time until the RETI instruction is executed), maskable interrupts are suspended and not acknowledged.

7.7 Interrupt Response Time

+

The following table describes the V850E/IA2 interrupt response time (from interrupt generation to start of interrupt servicing).




Figure 7-14. Pipeline Operation at Interrupt Request Acknowledgement (Outline)

7.8 Periods in Which Interrupts Are Not Acknowledged

An interrupt is acknowledged while an instruction is being executed. However, no interrupt will be acknowledged between an interrupt non-sample instruction and the next instruction (interrupt is held pending).

The interrupt request non-sampling instructions are as follows.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instruction (for PSW)
- The load instruction, store instruction, and bit manipulation instruction for the interrupt control register (xxICn), in-service priority register (ISPR), and interrupt mask registers 0 to 3 (IMR0 to IMR3).
- The store instruction for the command register (PRCMD)
- The load instruction, store instruction, and bit manipulation instruction for the registers related to CSI


CHAPTER 8 CLOCK GENERATION FUNCTION

The clock generator (CG) generates and controls the internal system clock (fxx) that is supplied to each internal unit, such as the CPU.

8.1 Features

- Multiplier function using a phase locked loop (PLL) synthesizer
- Clock sources
 - Oscillation by connecting a resonator
 - External clock
- Power-saving modes
 - HALT mode
 - IDLE mode
 - Software STOP mode
- Internal system clock output function

8.2 Configuration



8.3 Input Clock Selection

The clock generator consists of an oscillator and a PLL synthesizer. For example, connecting a 4.0 MHz crystal resonator or ceramic resonator to the X1 and X2 pins enables a 40 MHz internal system clock (fxx) to be generated when the multiplier is 10. Also, an external clock can be input directly to the oscillator. In this case, the clock signal should be input only to the X1 pin (the X2 pin should be left open). Two basic operation modes are provided for the clock generator. These are the PLL mode and the direct mode. The operation mode is selected by the CKSEL pin. The input to this pin is latched on reset.

CKSEL	Operation Mode
0	PLL mode
1	Direct mode

Caution The input level for the CKSEL pin must be fixed. If it is switched during operation, a malfunction may occur.

8.3.1 Direct mode

In the direct mode, the external clock is divided by two and the divided clock is supplied as the internal system clock. The maximum frequency that can be input in the direct mode is 50 MHz. This mode is used in application system where the V850E/IA2 operates at relatively low frequencies.

Caution In direct mode, an external clock must be input (an external resonator should not be connected).

8.3.2 PLL mode

In PLL mode, an external resonator is connected or external clock is input and multiplied by the PLL synthesizer. The multiplied PLL output is divided by the division ratio specified by the clock control register (CKC) to generate a system clock that is 10, 5, 2.5, or 1 times the frequency (fx) of the external resonator or external clock.

After reset, an internal system clock (fxx) that is 1 time the frequency $(1 \times fx)$ of the internal clock frequency (fx) is generated.

When a frequency that is 10 times the clock frequency (fx) $(10 \times fx)$ is generated, a system with low noise and low power consumption can be realized because a frequency of up to 40 MHz is obtained based on a 4 MHz external resonator or external clock.

In PLL mode, if the clock supply from an external resonator or external clock source stops, operation of the internal system clock (fxx) based on the self-propelled frequency of the clock generator's internal voltage controlled oscillator (VCO) continues. In this case, fxx is undefined. However, do not devise an application method expecting to use this self-propelled frequency.

Example: Clocks when PLL mode (fxx = $10 \times fx$) is used

Internal System Clock Frequency (fxx)	External Resonator or External Clock Frequency (fx)
40.000 MHz	4.0000 MHz

- Caution Only an fx value for which $10 \times fx$ does not exceed the system clock maximum frequency (40 MHz) (i.e. 4 MHz) can be used for the oscillation frequency or external clock frequency. When $5 \times fx$, $2.5 \times fx$, or $1 \times fx$ is used, a frequency of 4 to 6.6 MHz can be used.
- **Remark** Note the following when PLL mode is selected ($fxx = 5 \times fx$, $fxx = 2.5 \times fx$, or $fxx = 1 \times fx$) If the V850E/IA2 does not need to be operated at a high frequency, use $fxx = 5 \times fx$, $fxx = 2.5 \times fx$, or $fxx = 1 \times fx$ to reduce the power consumption by lowering the system clock frequency using software.

8.3.3 Peripheral command register (PHCMD)

This is an 8-bit register that is used to set protection for writing to registers that can significantly affect the system so that the application system is not halted unexpectedly due to erroneous program execution. This register is write-only in 8-bit units (when it is read, undefined data is read out).

Writing to the first specific register (CKC register) is only valid after first writing to the PHCMD register. Because of this, the register value can be overwritten only in the specified sequence, preventing an illegal write operation from being performed.

		7	6	5	4	3	2	1	0	Address	After reset			
РНСМ	ID	REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0	FFFFF800H	Undefined			
	Bi	it position	Bit n	name	Function									
		7 to 0	REG7 REG0		-	Registration code (arbitrary 8-bit data) The specific register targeted is the clock control register (CKC).								
•														

The generation of an illegal store operation can be checked with the PRERR bit of the peripheral status register (PHS).

8.3.4 Clock control register (CKC)

The clock control register is an 8-bit register that controls the internal system clock (fxx) in PLL mode. It can be written to only by a specific sequence combination so that it cannot easily be overwritten by mistake due to erroneous program execution.

This register can be read or written in 8-bit units.

Caution Do not change the CKDIV2 to CKDIV0 bits in direct mode.

	7	6	5	4	3	2	1	0	Address	After reset				
KC	0	0	TBCS	CESEL	0	CKDIV	2 CKDIV1	CKDIV0	FFFFF822H	00H				
_		-							-					
	Bit position	Bit position Bit name					Functio	on						
	5	TBCS		Selects the 0: fx/2 ⁸ 1: fx/2 ⁹ For details,			clock. se counter (1	ГВС).						
_	4	CESE		Specifies the functions of the X1 and X2 pins. 0: A resonator is connected to the X1 and X2 pins 1: An external clock is connected to the X1 pin When CESEL = 1, the oscillator feedback loop is disconnected to prevent current leakage in software STOP mode.										
	2 to 0	CKDI\ CKDI\		Sets the internal system clock frequency (fxx) when PLL mode is used.										
				CKDIV2	CKDIV1	CKDIV0	Ir	iternal syst	em clock (fxx)					
				0	0	0	fx							
				0	0	1	2.5 × fx							
				0	1	1	$5 \times f_X$							
				1	1	1	$10 \times fx$							
				Other th	nan abov	э	Setting proh	ibited						
				Caution				-	ock during o ter setting th					

Example Clock generator settings

Operation	CKSEL Pin		CKC Register		Input Clock (fx)	Internal System
Mode		CKDIV2	CKDIV0	CKDIV0		Clock (fxx)
Direct mode	High-level input	0	0	0	16 MHz	8 MHz
PLL mode	Low-level input	0	0	0	4 MHz	4 MHz
		0	0	1	5 MHz	12.5 MHz
		0	1	1	6.4 MHz	32 MHz
		1	1	1	4 MHz	40 MHz
Other than abov	ve .				Setting prohibited	Setting prohibited

Data is set in the clock control register (CKC) according to the following sequence.

- <1> Disable interrupts (set the NP bit of PSW to 1)
- <2> Prepare data in any one of the general-purpose registers to set in the specific register.
- <3> Write arbitrary data to the peripheral command register (PHCMD)
- <4> Set the clock control register (CKC) (with the following instructions).
 - Store instruction (ST/SST instruction)
- <5> Insert five or more NOP instructions (5 instructions (<5> to <9>))
- <10> Release the interrupt disabled state (set the NP bit of PSW to 0).

[Sample coding]

```
<1> LDSR rX, 5
<2> MOV 0X04, r10
<3> ST.B r10, PHCMD [r0]
<4> ST.B r10, CKC [r0]
<5> NOP
<6> NOP
<7> NOP
<7> NOP
<8> NOP
<9> NOP
<10> LDSR rY, 5
```

Remark rX: Value written to PSW

rY: Value returned to PSW


No special sequence is required to read the specific register.

- Cautions 1. If an interrupt is acknowledged between the issuing of data to PHCMD <3> and writing to the specific register immediately after <4>, the write operation to the specific register is not performed and a protection error (the PRERR bit of the PHS register = 1) may occur. Therefore, set the NP bit of the PSW to 1 <1> to disable interrupt acknowledgement. Also disable interrupt acknowledgement when selecting a bit manipulation instruction for the specific register setting.
 - 2. Although the data written to the PHCMD register is dummy data, use the same register as the general-purpose register used in specific register setting <4> for writing to the PHCMD register (<3>). The same method should be applied when using a general-purpose register for addressing.
 - 3. Before executing this processing, complete all DMA transfer operations.

8.3.5 Peripheral status register (PHS)

If a write operation is not performed in the correct sequence including access to the command register for the protection-targeted internal registers, writing is not performed and a protection error is generated, setting the status flag (PRERR) to 1. This flag is a cumulative flag. After checking the PRERR flag, it is cleared to 0 by an instruction.

This register can be read or written in 8-bit or 1-bit units



The operation conditions of the PRERR flag are as follows.

- Set conditions: <1> If the operation of the relevant store instruction for the on-chip peripheral I/O is not a write operation for the PHCMD register, but the peripheral specific register is written to.
 - <2> If the first store instruction operation after the write operation to the PHCMD register is for memory other than the specific registers and on-chip peripheral I/O.
- Reset conditions: <1> If the PRERR flag of the PHS register is set to 0.

<2> If the system is reset

8.4 PLL Lockup

The lockup time (frequency stabilization time) is the time from when the power is turned on or the software STOP mode is released until the phase locks at the prescribed frequency. The state until this stabilization occurs is called a lockup state, and the stabilized state is called a lock state.

The lock register (LOCKR) has a LOCK flag that reflects the stabilized state of the PLL frequency. This register is read-only in 8-bit or 1-bit units.

Caution When the PLL is locked, the LOCK flag is 0. If the system then enters an unlocked state due to a standby, the LOCK flag becomes 1. If anything other than a standby causes the system to enter an unlocked state, the LOCK flag is not affected (LOCK = 0).

	7	6	5	4	3	2	1	<0>	Address After reset
LOCKR	0	0	0	0	0	0	0	LOCK	FFFFF824H 0000000xB
	Bit position	Bit n	ame				Functi	on	
	0	LOCK		long as a lo 0: Indica		is maintair PLL is loc	ned and is ked.	not initializ	his flag holds the value 0 as ed by a system reset.

If the clock stops, the power fails, or some other factor operates to cause an unlock state to occur, for control processing that depends on software execution speed, such as real-time processing, be sure to judge the LOCK flag using software immediately after operation begins so that processing does not begin until after the clock stabilizes.

On the other hand, static processing such as the setting of internal hardware or the initialization of register data or memory data can be executed without waiting for the LOCK flag to be reset.

The relationship between the oscillation stabilization time (the time from when the resonator starts to oscillate until the input waveform stabilizes) when a resonator is used, and the PLL lockup time (the time until frequency stabilizes) is shown below.

Oscillation stabilization time < PLL lockup time

8.5 Power Save Control

8.5.1 Overview

The power save function has the following three modes.

(1) HALT mode

In this mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the CPU's operation clock stops. Since the supply of clocks to on-chip peripheral functions other than the CPU continues, operation continues. The power consumption of the overall system can be reduced by intermittent operation that is achieved due to a combination of HALT mode and normal operation mode.

The system is switched to HALT mode by a specific instruction (the HALT instruction).

(2) IDLE mode

In this mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the supply of internal system clocks is stopped, which causes the overall system to stop.

When the system is released from IDLE mode, it can be switched to normal operation mode quickly because the oscillator's oscillation stabilization time need not be secured.

The system is switched to IDLE mode according to a PSMR register setting.

IDLE mode is located midway between software STOP mode and HALT mode in relation to the clock stabilization time and current consumption. It is used for situations in which a low current consumption mode is to be used and the clock stabilization time is to be eliminated after the mode is released.

(3) Software STOP mode

In this mode, the overall system is stopped by stopping the clock generator (oscillator and PLL synthesizer). The system enters an ultra-low power consumption state in which only leak current is lost.

The system is switched to software STOP mode according to a PSMR register setting.

(a) PLL mode


The system is switched to software STOP mode by setting the register by software. The PLL synthesizer's clock output is stopped at the same time that the oscillator is stopped. After software STOP mode is released, the oscillator's oscillation stabilization time must be secured while the system clock stabilizes. Also, PLL lockup time may be required depending on the program. When a resonator or external clock is connected, following the release of the software STOP mode, execution of the program is started after the count time of the time base counter has elapsed.

(b) Direct Mode

To stop the clock, set the X1 pin to low level. After the release of software STOP mode, execution of the program is started after the count-time of the time base counter has elapsed.

Figure 8-1 shows the operation of the clock generator in normal operation mode, HALT mode, IDLE mode, and software STOP mode.

An effective low power consumption system can be realized by combining these modes and switching modes according to the required use.





Clo	ock Source	Power Save Mode	Oscillator	PLL Synthesizer	Clock Supply to Peripheral I/O	Clock Supply to CPU
PLL mode	Oscillation with	Normal operation	\checkmark	\checkmark	\checkmark	\checkmark
	resonator	HALT mode	\checkmark	\checkmark	\checkmark	-
		IDLE mode	V	V	_	-
		Software STOP mode	-	-	-	-
	External clock	Normal operation	-	\checkmark	\checkmark	\checkmark
		HALT mode	-	\checkmark	\checkmark	-
		IDLE mode	-	\checkmark	-	-
		Software STOP mode	-	-	_	-
Direct mode	External clock	Normal operation	_	_	\checkmark	\checkmark
		HALT mode	_	_	\checkmark	-
		IDLE mode	-	-	-	_
		Software STOP mode	-	-	_	_

Table 8-1. Clock Generator Operation Using Power Save Control

Remark $\sqrt{}$: Operating

-: Stopped

8.5.2 Control registers

(1) Power save mode register (PSMR)

This is an 8-bit register that controls the power save mode. It is effective only when the STB bit of the PSC register is set to 1.

Writing to the PSMR is executed by store instructions (ST/SST instruction) and bit manipulation instructions (SET1/CLR1/NOT1 instruction).

This register can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	<0>	Address	After reset				
PSMR	0	0	0	0	0	0	0	PSM	FFFFF820H	00H				
_														
	Bit position	Bit r	name	Function										
	0	PSM		0: Switch	Specifies IDLE mode or software STOP mode.0: Switches the system to IDLE mode1: Switches the system to software STOP mode									

(2) Command register (PRCMD)

This is an 8-bit register that is used to set protection for write operations to registers that can significantly affect the system so that the application system is not halted unexpectedly due to erroneous program execution.

Writing to the first specific register (power save control register (PSC)) is only valid after first writing to the PRCMD register. Because of this, the register value can be overwritten only by the specified sequence, preventing an illegal write operation from being performed.

This register is write-only in 8-bit units. Undefined data is read out if read.

	7	6	5	4	3	2	1	0	Address After reset
PRCMD	REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0	FFFFF1FCH Undefined
_									-
	Bit position	Bit n	ame				Functio	n	
7 to 0 REG7 to Registration code (arbitrary 8-bit data) REG0 The specific register targeted is the power save control register (PSC).									

(3) Power save control register (PSC)

This is an 8-bit register that controls the power save function. This register, which is one of the specific registers, is effective only when accessed by a specific sequence during a write operation (see **3.4.9 Specific registers**).

This register can be read or written in 8-bit or 1-bit units.

Caution It is impossible to set the STB bit and NMIM or INTM bit at the same time. Be sure to set the STB bit after setting the NMIM or INTM bit.

	7	6	<5>	<4>	3	2	<1>	0	Address	After reset
PSC	0	0	NMIM	INTM	0	0	STB	0	FFFFF1FEH	00H
_										
	Bit position	Bit r	ame				Functio	on		
	5	NMIM		This is the enable/disable setting bit for standby mode release using valid edge input of NMI. 0: Enables NMI cancellation 1: Disables NMI cancellation 1: Disables NMI cancellation This is the enable/disable setting for standby mode release using an unmasked maskable interrupt (INTPn) (n = 0 to 4, 20 to 25, 30, 31, 100, 101). 0: Enables maskable interrupt cancellation 1: Disables maskable interrupt cancellation 1: Disables maskable interrupt cancellation 1: Disables maskable interrupt cancellation 1: Disables maskable interrupt cancellation 1: Disables maskable interrupt cancellation 1: Disables maskable interrupt cancellation 1: Disables maskable interrupt cancellation 0: Standby mode status. If 1 is written to this bit, the system enters standby mode (when it is in IDLE or software STOP mode). When standby mode is released, this bit is automatically reset to 0. 0: Standby mode is released 1: Standby mode is neffect						
	4	INTM	1							
	1	STB	:							

Data is set in the power save control register (PSC) according to the following sequence.

- <1> Set the power save mode register (PSMR) (with the following instructions).
 - Store instruction (ST/SST instruction)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <2> Prepare data in any one of the general-purpose registers to set to the specific register.
- <3> Write arbitrary data to the command register (PRCMD).
- <4> Set the power save control register (PSC) (with the following instructions).
 - Store instruction (ST/SST instruction)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <5> Assert the NOP instructions (5 instructions (<5> to <9>).

[Sample coding]	<1> ST.B	r11, PSMR [r0]	; Set PSMR register
	<2> MOV	0×04, r10	; Prepare data for setting
			specific register in
			general-purpose register
	< 3 > ST.B	r10, PRCMD [r0]	; Write PRCMD register
	< 4 > ST.B	r10, PSC [r0]	; Set PSC register
	< 5 > NOP		; Dummy instruction
	<6> NOP		; Dummy instruction
	<7> NOP		; Dummy instruction
	<8> NOP		; Dummy instruction
	< 9 > NOP		; Dummy instruction
	(next inst	ruction)	; Execution routine after software
			STOP mode and IDLE mode release

No special sequence is required to read the specific register.

- Cautions 1. Interrupts are not acknowledged in store instructions for the command register. This coding is made on assumption that <3> and <4> above are executed by the program with consecutive store instructions. If another instruction is set between <3> and <4>, the above sequence may become ineffective when the interrupt is acknowledged by that instruction, and a malfunction of the program may result.
 - 2. Although the data written to the PRCMD register is dummy data, use the same register as the general-purpose register used in specific register setting <4> for writing to the PRCMD register (<3>). The same method should be applied when using a general-purpose register for addressing.
 - 3. At least 5 NOP instructions must be inserted after executing a store instruction to the PSC register to set software STOP or IDLE mode.
 - 4. Before executing this processing, complete all DMA transfer operations.

8.5.3 HALT mode

(1) Setting and operation status

In the HALT mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the operation clock of the CPU is stopped. Since the supply of clocks to on-chip peripheral I/O units other than the CPU continues, operation continues. The power consumption of the overall system can be reduced by setting the system to HALT mode while the CPU is idle.

The system is switched to HALT mode by the HALT instruction.

Although program execution stops in the HALT mode, the contents of all registers, internal RAM, and ports are maintained in the state they were in immediately before HALT mode began. Also, operation continues for all on-chip peripheral I/O units (other than ports) that do not depend on CPU instruction processing. Table 8-2 shows the status of each hardware unit in the HALT mode.

Function	Operation Status
Clock generator	Operating
Internal system clock	Operating
CPU	Stopped
Ports	Maintained
On-chip peripheral I/O (excluding ports)	Operating
Internal data	All internal data such as CPU registers, statuses, data, and the contents of internal RAM are maintained in the state they were in immediately before HALT mode began.
AD0 to AD15	Operating
A16 to A21	
RD, ASTB	
UWR, LWR	
WAIT	
CLKOUT	Clock output

Table 8-2. Operation Status in HALT Mode

(2) Release of HALT mode

HALT mode is released by a non-maskable interrupt request, an unmasked maskable interrupt request, or RESET pin input.

(a) Release by a non-maskable interrupt request or an unmasked maskable interrupt request

HALT mode is released by a non-maskable interrupt request or by an unmasked maskable interrupt request regardless of the priority. However, if the system is set to HALT mode during an interrupt servicing routine, operation will differ as follows.

- (i) If an interrupt request is generated with a lower priority than that of the interrupt request that is currently being serviced, HALT mode is released, but the newly generated interrupt request is not acknowledged. The new interrupt request is held pending.
- (ii) If an interrupt request (including non-maskable interrupt requests) is generated with a higher priority than that of the interrupt request that is currently being serviced, HALT mode is released and the newly generated interrupt request is acknowledged.

Table 8-3. Operation After HALT Mode Is Released by Interrupt Request

Release Source	Enable Interrupt (EI) Status	Disable Interrupt (DI) Status
Non-maskable interrupt request	Branch to handler address	
Maskable interrupt request	Branch to handler address or execute next instruction	Execute next instruction

(b) Release by RESET pin input

This is the same as a normal reset operation.

8.5.4 IDLE mode

(1) Setting and operation status

In the IDLE mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the supply of internal system clocks is stopped which causes the overall system to stop.

When IDLE mode is released, the system can be switched to normal operation mode quickly because the oscillator's oscillation stabilization time or the PLL lockup time do not need to be secured.

The system is switched to IDLE mode by setting the PSC or PSMR register using a store instruction (ST or SST instruction) or a bit manipulation instruction (SET1, CLR1, or NOT1 instruction) (see **8.5.2 Control registers**).

In the IDLE mode, program execution is stopped, and the contents of all registers, internal RAM, and ports are maintained in the state they were in immediately before execution stopped. The operation of on-chip peripheral I/O units (excluding ports) also is stopped.

Table 8-4 shows the status of each hardware unit in the IDLE mode.

Function	Operation Status
Clock generator	Operating
Internal system clock	Stopped
CPU	Stopped
Ports	Maintained
On-chip peripheral I/O (excluding ports)	Stopped
Internal data	All internal data such as CPU registers, statuses, data, and the contents of internal RAM are maintained in the state they were in immediately before IDLE mode began.
AD0 to AD15	High impedance
A16 to A21	
RD	High level output
UWR, LWR	
WAIT	Input (no sampling)
ASTB	High-level output
CLKOUT	Low-level output

Table 8-4. Operation Status in IDLE Mode

(2) Release of IDLE mode

IDLE mode is released by a non-maskable interrupt request, an unmasked maskable interrupt request $(INTPn)^{Note}$, or \overline{RESET} pin input (n = 0 to 4, 20 to 25).

Note When a digital filter using clock sampling is selected as the noise eliminator for INTP20 to INTP25, IDLE mode cannot be released.

(a) Release by a non-maskable interrupt request or an unmasked maskable interrupt request

IDLE mode is released by an interrupt request only when transition to IDLE mode is performed with the INTM and NMIM bits of the PSC register set to 0.

IDLE mode is released by a non-maskable interrupt request or by an unmasked maskable interrupt request (INTPn) regardless of the priority. However, if the system is set to IDLE mode during a maskable interrupt servicing routine, operation will differ as follows (n = 0 to 4, 20 to 25).

- (i) If an interrupt request is generated with a lower priority than that of the interrupt request that is currently being serviced, IDLE mode is released, but the newly generated interrupt request is not acknowledged. The new interrupt request is held pending.
- (ii) If an interrupt request (including non-maskable interrupt requests) is generated with a higher priority than that of the interrupt request that is currently being serviced, IDLE mode is released and the newly generated interrupt request is acknowledged.

Table 8-5. Operation After IDLE Mode Is Released by Interrupt Request

Release Source	Enable Interrupt (EI) Status	Disable Interrupt (DI) Status
Non-maskable interrupt request	Branch to handler address	
Maskable interrupt request	Branch to handler address or execute next instruction	Execute next instruction

If the system is set to IDLE mode during an NMI servicing routine, IDLE mode is released, but the interrupt is not acknowledged (interrupt is held pending).

Interrupt servicing that is started when IDLE mode is released by NMI pin input is handled in the same way as normal NMI interrupt servicing that occurs during an emergency (because the NMI interrupt handler address is unique). Therefore, when a program must be able to distinguish between these two situations, a software status must be prepared in advance and that status must be set before setting the PSMR register using a store instruction or a bit manipulation instruction. By checking for this status during NMI interrupt servicing, an ordinary NMI can be distinguished from the processing that is started when IDLE mode is released by NMI pin input.

(b) Release by RESET pin input

This is the same as a normal reset operation.

8.5.5 Software STOP mode

(1) Setting and operation status

In the software STOP mode, the clock generator (oscillator and PLL synthesizer) is stopped. The overall system is stopped, and ultra-low power consumption is achieved in which only leak current is lost.

The system is switched to software STOP mode by using a store instruction (ST or SST instruction) or bit manipulation instruction (SET1, CLR1, or NOT1 instruction) to set the PSC and PSMR registers (see **8.5.2 Control registers**).

When PLL mode and resonator connection mode (CESEL bit of CKC register = 1) are used, the oscillator's oscillation stabilization time must be secured after software STOP mode is released.

In both PLL and direct mode, following the release of software STOP mode, execution of the program is started after the count time of the time base counter has elapsed.

Although program execution stops in software STOP mode, the contents of all registers, internal RAM, and ports are maintained in the state they were in immediately before software STOP mode began. The operation of all on-chip peripheral I/O units (excluding ports) is also stopped.

Table 8-6 shows the status of each hardware unit in the software STOP mode.

Function	Operation Status
Clock generator	Stopped
Internal system clock	Stopped
CPU	Stopped
Ports	Maintained ^{Note}
On-chip peripheral I/O (excluding ports)	Stopped
Internal data	All internal data such as CPU registers, statuses, data, and the contents of internal RAM are retained in the state before STOP mode has been set ^{Note} .
AD0 to AD15	High impedance
A16 to A21	
RD	High-level output
UWR, LWR	
WAIT	Input (no sampling)
ASTB	High-level output
CLKOUT	Low-level output

Table 8-6. Operation Status in Software STOP Mode

Note When the V_{DD} value is within the operable range. However, even if it drops below the minimum operable voltage, as long as the data retention voltage V_{DDDR} is maintained, the contents of only the internal RAM will be maintained.

(2) Release of software STOP mode

Software STOP mode is released by a non-maskable interrupt request, an unmasked maskable interrupt request $(INTPn)^{Note}$, or RESET pin input. Also, to release software STOP mode when PLL mode (CKSEL pin = low level) and resonator connection mode (CESEL bit of CKC register = 0) are used, the oscillator's oscillation stabilization time must be secured (n = 0 to 4, 20 to 25)

Moreover, the oscillation stabilization time must be secured even when an external clock is connected (CESEL bit = 1). See **8.4 PLL Lockup** for details.

Note When a digital filter using clock sampling is selected as the noise eliminator for INTP20 to INTP25, software STOP mode cannot be released.

(a) Release by a non-maskable interrupt request or an unmasked maskable interrupt request

Software STOP mode is released by an interrupt request only when transition to software STOP mode is performed with the INTM and NMIM bits of the PSC register set to 0.

Software STOP mode is released by a non-maskable interrupt request or by an unmasked maskable interrupt request (INTPn) regardless of the priority. However, if the system is set to software STOP mode during an interrupt servicing routine, operation will differ as follows (n = 0 to 4, 20 to 25).

- (i) If an interrupt request is generated with a lower priority than that of the interrupt request that is currently being servicing, software STOP mode is released, but the newly generated interrupt request is not acknowledged. The new interrupt request is held pending.
- (ii) If an interrupt request (including non-maskable interrupt requests) is generated with a higher priority than that of the interrupt request that is currently being serviced, software STOP mode is released and the newly generated interrupt request is acknowledged.

Table 8-7. Operation After Software STOP Mode Is Released by Interrupt Request

Cancellation Source	Enable Interrupt (EI) Status	Disable Interrupt (DI) Status	
Non-maskable interrupt request	Branch to handler address		
Maskable interrupt request	Branch to handler address or execute next instruction	Execute next instruction	

If the system is set to software STOP mode during an NMI servicing routine, software STOP mode is released, but the interrupt is not acknowledged (interrupt is held pending).

Interrupt servicing that is started when software STOP mode is released by NMI pin input is handled in the same way as normal NMI interrupt servicing that occurs during an emergency (because the NMI interrupt handler address is unique). Therefore, when a program must be able to distinguish between these two situations, a software status must be prepared in advance and that status must be set before setting the PSMR register using a store instruction or a bit manipulation instruction.

By checking for this status during NMI interrupt servicing, an ordinary NMI can be distinguished from the servicing that is started when software STOP mode is released by NMI pin input.

(b) Release by RESET pin input

This is the same as a normal reset operation.

8.6 Securing Oscillation Stabilization Time

8.6.1 Oscillation stabilization time security specification


Two specification methods can be used to secure the time from when software STOP mode is released until the stopped oscillator stabilizes.

(1) Securing the time using an on-chip time base counter

Software STOP mode is released when a valid edge is input to the NMI pin or a maskable interrupt request is input (INTPn). When a valid edge is input to the pin causing the start of oscillation, the time base counter (TBC) starts counting, and the time until the clock output from the oscillator stabilizes is secured during that counting time (n = 0 to 4, 20 to 25).

Oscillation stabilization time = TBC counting time

After a fixed time, internal system clock output begins, and processing branches to the NMI interrupt or maskable interrupt (INTPn) handler address.



The NMI pin should usually be set to an inactive level (for example, high level when the valid edge is specified as the falling edge) in advance.

Software STOP mode is immediately released if an operation that sets STOP mode before the CPU can acknowledge interrupts is performed due to NMI valid edge input or maskable interrupt request input (INTPn).

If the direct mode or external clock connection mode (CESEL bit of CKC register = 1) is used, program execution begins after the count time of the time base counter has elapsed.


Also, even if the PLL mode and resonator connection mode (CESEL bit of CKC register = 0) are used, program execution begins after the oscillation stabilization time is secured by the time base counter.

(2) Securing the time according to the signal level width (RESET pin input)

Software STOP mode is released by falling edge input to the RESET pin.

The time until the clock output from the oscillator stabilizes is secured based on the low-level width of the signal that is input to the pin.

The supply of internal system clocks begins after a rising edge is input to the RESET pin, and processing branches to the handler address used for a system reset.



8.6.2 Time base counter (TBC)

The time base counter (TBC) is used to secure the oscillator's oscillation stabilization time when software STOP mode is released.

When an external clock is connected (CESEL bit of CKC register = 1) or a resonator is connected (PLL mode and CESEL bit of CKC register = 0), the TBC counts the oscillation stabilization time after software STOP mode is released, and program execution begins after the count is completed.

The TBC count clock is selected by the TBCS bit of the CKC register, and the next counting time can be set (reference).

TBCS Bit	Count Clock	Counting Time
		fx = 4.0000 MHz
0	fx/2 ⁸	16.4 ms
1	fx/2°	32.8 ms

Table 8-8.	Counting	Time	Examples	(fxx =	$10 \times fx$)
------------	----------	------	----------	--------	------------------

fx: External oscillation frequency

CHAPTER 9 TIMER/COUNTER FUNCTION (REAL-TIME PULSE UNIT)

9.1 TIMER 0

9.1.1 Features (timer 0)

Timers 00 and 01 (TM00, TM01) are 16-bit timer/counters with a 3-phase PWM output function, and have the following functions.

- 3-phase PWM output function
 PWM mode 0 (symmetric triangular wave)
 PWM mode 1 (asymmetric triangular wave)
 PWM mode 2 (sawtooth wave)
- Interrupt culling function Culling ratios: 1/1, 1/2, 1/3, 1/4, 1/8, 1/16
- Forcible 3-phase PWM output stop function
 3-phase PWM output can be forcibly stopped by inputting a signal to the external signal input pin ESOn when an anomaly occurs.

This function can also be used when the clock is stopped.

- Real-time output function
 3-phase PWM output or rectangular wave output can be selected at the desired timing.
- Output of positive phase and negative phase or positive phase and in-phase of 3-phase PWM output

9.1.2 Function overview (timer 0)

- 16-bit timer (TM0n) for 3-phase PWM inverter control: 2 channels
- Compare registers: 6 registers \times 2 channels
- 12-bit dead-time timers (DTMn0 to DTMn2): 3 timers × 2 channels
- Count clock division selectable by prescaler (set the frequency of the count clock to 40 MHz or less)
- Base clock (fclk): 2 types (set fclk to 40 MHz or less) fxx and fxx/2 can be selected
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

Division Ratio	Base Clock (fcLK)		
	fxx Selected	fxx/2 Selected	
1/1	fxx	fxx/2	
1/2	fxx/2	fxx/4	
1/4	fxx/4	fxx/8	
1/8	fxx/8	fxx/16	
1/16	fxx/16	fxx/32	
1/32	fxx/32	fxx/64	

- Interrupt request sources
 - (a) Compare-match interrupt request: 9 types
 - Interrupt request signal INTCM0n3 generated by match of TM0n register count value and compare register CM0n3
 - Interrupt request signals INTCM010 to INTCM012, INTCM0n4, and INTCM0n5 generated by match of TM0n register count value and compare registers CM010 to CM012, CM0n4, and CM0n5

Setting Condition	INTCM010 to INTCM012, INTCM0n4, INTCM0n5 Signal Occurrence Status
CM010 to CM012, CM0n4, CM0n5 ≤ CM0n3	Occurs
CM010 to CM012, CM0n4, CM0n5 = 0000H	Occurs
CM010 to CM012, CM0n4, CM0n5 > CM0n3	Does not occur

- (b) Underflow interrupt request: 2 types
 - Interrupt request signal INTTM0n generated by underflow of the TM0n register
- External pulse output (TO0n0 to TO0n5): 6×2 channels

Remark fxx: Internal system clock

n = 0, 1

9.1.3 Functions added to V850E/IA2

(1) Addition of BFCMn4 and CM0n4 registers, and BFCMn5 and CM0n5 registers

When the TM0CEn bit of the TMC0n register is 1 (counting enabled), transferring data from the BFCMn4 or BFCMn5 register to the CM0n4 or CM0n5 register is enabled or disabled by the BFTEN bit of the TMC0n register (n = 0, 1).

(2) Compare-match interrupt output function of CM010 to CM012, CM0n4, and CM0n5 registers (INTCM010 to INTCM012, INTCM0n4, INTCM0n5)

The features of the compare-match interrupt output function (INTCM010 to INTCM012, INTCM0n4, INTCM0n5) of the CM010 to CM012, CM0n4, and CM0n5 registers are as follows (n = 0, 1):

- (a) This interrupt signal is not affected by the STINTn bit of the TMC0n register that specifies occurrence of an interrupt when timer TM0n is started.
- (b) The compare-match interrupt output function of the CM010 to CM012, CM0n4, and CM0n5 registers does not have an interrupt culling function. Therefore, it is not affected by the CUL02 to CUL00 bits of the TMC0n register.

The sources of this interrupt signal are shown below.

Unit	Interrupt Name	A/D Trigger Function	Interrupt Function	DMA Trigger Source
ТМ00	INTCM000 to INTCM002 ^{Note}	×	×	×
	INTCM004, INTCM005	0	0	×
TM01	INTCM010 to INTCM012	×	0	0
	INTCM014, INTCM015	0	0	0

Table 9-1. Sources of INTCM010 to INTCM012, INTCM0n4, and INTCM0n5

Note The V850E/IA2 does not include INTCM000 to INTCM002.


Remarks 1. O: Function provided


×: Function not provided


2. n = 0, 1

9.1.4 Basic configuration

The basic configuration is shown below.









(1) Timers 00, 01 (TM00, TM01)

TM0n operates as a 16-bit up/down timer or up timer. The cycle is controlled by compare register 0n3 (CM0n3) (n = 0, 1).

TMOn start/stop is controlled by the TM0CEn bit of timer control register 0n (TMC0n).

Division by the prescaler can be selected for the count clock from among fcLK, fcLK/2, fcLK/4, fcLK/8, fcLK/16, fcLK/32 using the PRM02 to PRM00 bits of the TMC0n registers (fcLK: base clock, see 9.1.5 (1) Timer 0 clock selection register (PRM01)).

The conditions when TM0n becomes 0000H are as follows.

- Reset input
- TM0CEn bit = 0
- TM0n register and compare register 0n3 (CM0n3) match (PWM mode 2 (sawtooth wave) only)
- Immediately after overflow or underflow

The TM0n timer has 3 operation modes, shown in Table 9-2. The operation mode is selected using timer control register 0n (TMC0n).

×

Operation Mode	Count Operation	Timer Clear Source	Interrupt Source	BFCMn3 → CM0n3 Transfer Timing	BFCMn0 to BFCMn2, BFCMn4, BFCMn5 → CM0n0 to CM0n2, CM0n4, CM0n5 Transfer Timing
PWM mode 0 (symmetric triangular wave)	Up/down	_	INTTM0n, INTCM010 to INTCM012, INTCM0n3 to INTCM0n5	INTTM0n	INTTM0n
PWM mode 1 (asymmetric triangular wave)	Up/down	_	INTTM0n, INTCM010 to INTCM012, INTCM0n3 to INTCM0n5	INTTM0n	INTTM0n, INTCM0n3
PWM mode 2 (sawtooth wave)	Up	INTCM0n3	INTCM010 to INTCM012, INTCM0n3 to INTCM0n5	INTCM0n3	INTCM0n3

Table 9-2. Operation Modes of Timer 0

Caution Even if TM0ICn, CM03ICn, or an interrupt mask flag of the IMR0 register (TM0MKn or CM03MKn) is set (interrupt disabled) as the interrupt sources INTTM0n and INTCM0n3, it simply results in no interrupt occurrence and does not affect the operation of timer 0.

The interrupt sources INTCM010 to INTCM012, INTCM0n4, and INTCM0n5 do not affect the operation of timer 0 regardless of whether the interrupt is masked or not.

Remark n = 0, 1

(2) Dead-time timers 00 to 02, 10 to 12 (DTM00 to DTM02, DTM10 to DTM12)

DTMn0 to DTMn2 are dedicated 12-bit down timers that generate dead time, which is effective for inverter control applications. DTMn0 to DTMn2 operate as one-shot timers.

Counting by a dead-time timer is enabled or disabled by the TM0CEDn bit of timer control register 0n (TMC0n) and cannot be controlled by software. Dead-time timer count start and stop is controlled by hardware.

A dead-time timer starts counting down when the value of dead-time timer reload register n (DTRRn) is transferred in synchronization with the compare match timing of CM0n0 to CM0n2.

When the value of a dead-time timer changes from 000H to FFFH, the dead-time timer generates an underflow signal, and the timer stops at the value FFFH.

If the value of a dead-time timer matches the value of the corresponding compare register before underflow of the dead-time timer takes place, the value of DTRRn is transferred to the dead-time timer again, and the timer starts counting down.

The count clock of the dead-time timer is fixed to the base clock (f_{CLK}), and the dead-time width is (set value of DTRRn + 1)/base clock (f_{CLK}).

If TM0n operates in PWM mode 0 or PWM mode 1 with the dead-time timer count operation disabled, an inverted signal without dead time is output to TO0n0 and TO0n1, TO0n2 and TO0n3, and TO0n4 and TO0n5.

(3) Dead-time timer reload registers 0, 1 (DTRR0, DTRR1)

The DTRRn register is a 12-bit register used to set the values of the three dead-time timers (DTMn0 to DTMn2 registers) (n = 0, 1). However, a value is transferred from the DTRRn register to each dead-time register independently.

DTRRn can be read/written in 16-bit units. All 0s are read for the higher 4 bits when the DTRRn register is read accessed in 16 bits.

DTRR0	15 0	14 0	13 0	12 0	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF570H	After reset 0FFFH
DTRR1	15 0	14 0	13 0	12 0	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF5B0H	After reset 0FFFH

Cautions 1. Changing the value of the DTRRn register during TM0n operation (TM0CEn bit of TMC0n register = 1) is prohibited.

2. Be sure to write 0 to the higher 4 bits.

(4) Compare registers 000 to 002, 010 to 012 (CM000 to CM002, CM010 to CM012)

CM0n0 to CM0n2 are 16-bit registers that always compare their own values with the value of TM0n. If the value of a compare register matches the value of TM0n, the compare register outputs a trigger signal, and changes the contents of the flip-flop (F/F) connected to the compare register. Each of CM0n0 to CM0n2 is provided with a buffer register (BFCMn0 to BFCMn2), so that the contents of the buffer are transferred to CM0n0 to CM0n2 at the following base clock (fcLK). Transfer is enabled or disabled by the BFTEN bit of the TMC0n register.

If CM010 to CM012 of timer 01 match TM01, the INTCM010 to INTCM012 interrupts occur.

(5) Compare registers 004, 005, 014, 015 (CM004, CM005, CM014, CM015)

CM0n4 and CM0n5 are 16-bit registers that always compare their value with TM0n. If the value of these registers matches the value of TM0n, the registers generate an interrupt signal (INTCM0n4 or INTCM0n5). CM0n4 and CM0n5 are also provided with a buffer register (BFCMn4 or BFCMn5), the contents of which are transferred to CM0n4 or CM0n5 at the next base clock (fcLk). Transfer is enabled or disabled by the BFTEN bit of the TMC0n register.

(6) Compare registers 003, 013 (CM003, CM013)

CM0n3 is a 16-bit register that always compare its value with the value of TM0n. If the values match, CM0n3 outputs an interrupt signal (INTCM0n3). CM0n3 controls the maximum count value of TM0n, and if the values match, it performs the following operations at the next timer count clock.

- In triangular wave setting mode (PWM modes 0, 1): Switches TM0n operation from count up to count down
- Sawtooth wave setting mode (PWM mode 2):
 Clears the count value of TM0n

CM0n3 also has a buffer register (BFCMn3) and transfers the buffer contents in the next base clock (fcLk) cycle to CM0n3. Transfer enable or disable is controlled by the BFTE3 bit of the TMC0n register.

(7) Buffer registers CM00 to CM02, CM04, CM05, CM10 to CM12, CM14, CM15 (BFCM00 to BFCM02, BFCM04, BFCM05, BFCM10 to BFCM12, BFCM14, BFCM15)

BFCMn0 to BFCMn2, BFCMn4, and BFCMn5 are 16-bit registers that transfer data to the compare register (CM0n0 to CM0n2, CM0n4, CM0n5) corresponding to each buffer register when an interrupt signal (INTCM0n3/INTTM0n) is generated.

These registers can be read/written in 16-bit units.

Caution The set values of the BFCMn0 to BFCMn2, BFCMn4, and BFCMn5 registers are transferred to the CM0n0 to CM0n2, CM0n4, and CM0n5 registers at the following timing (n = 0, 1).

- When TM0CEn bit of TMC0n register = 0: Transfer at the next operation timing after writing to the BFCMn0 to BFCMn2, BFCMn4, and BFCMn5 registers
- When TM0CEn bit of TMC0n register = 1: The value of the BFCMn0 to BFCMn2, BFCMn4, and BFCMn5 registers is transferred to the CM0n0 to CM0n2, CM0n4, and CM0n5 registers upon occurrence of INTTM0n or INTCM0n3. At this time, transfer enable or disable is controlled by the BFTEN bit of the timer control register (TMC0n).

BFCM00	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF572H	After reset FFFFH
BFCM10	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF5B2H	After reset FFFFH
BFCM01	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF574H	After reset FFFFH
BFCM11	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF5B4H	After reset FFFFH
BFCM02	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF576H	After reset FFFFH
BFCM12	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF5B6H	After reset FFFFH
BFCM04	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF59CH	After reset FFFFH
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
BFCM14	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	FFFF5DCH Address	FFFFH After reset
BFCM05	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	FFFF59EH Address	FFFFH After reset
BFCM15																	FFFF5DEH	FFFFH

(8) Buffer registers CM03, CM13 (BFCM03, BFCM13)

BFCMn3 is a 16-bit register that transfers data to the compare register at any timing. Transfer enable or disable is controlled by the BFTE3 bit of the TMC0n register.

BFCMn3 can be read/written in 16-bit units.

- Cautions 1. The set value of the BFCMn3 register is transferred to the CM0n3 register at the following timing (n = 0, 1).
 - When TM0CEn bit of TMC0n register = 0: Transfer at the next operation timing after writing to the BFCMn3 register
 - When TM0CEn bit of TMC0n register = 1: The value of the BFCMn3 register is transferred to the CM0n3 register upon occurrence of INTTM0n. At this time, transfer enable or disable is controlled by the BFTE3 bit of the timer control register (TMC0n).
 - 2. Setting the BFCMn3 register to 0000H is prohibited.

BFCM03	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF578H	After reset FFFFH
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
BFCM13																	FFFF5B8H	FFFFH

9.1.5 Control registers

(1) Timer 0 clock selection register (PRM01)

The PRM01 register is used to select the base clock (f_{CLK}) of timer 0 (TM0n). It can be read/written in 8-bit or 1-bit units.

Caution Always set this register before using the timer.





Figure 9-3. Timer 00 and Timer 01 Clock



(2) Timer control registers 00, 01 (TMC00, TMC01)

TMC0n is a 16-bit register that sets the operation of timer 0 (TM0n).

The TMC0n register can be read/written in 16-bit units.

If the higher 8 bits of the TMC0n register are used as the TMC0nH register and the lower 8 bits as the TMC0nL register, the register can be read/written in 8-bit or 1-bit units.

<15><1 TMC01 TM0CE1ST Bit position 15	14> 13 12 11 INT1 CUL02 CUL01 CUL00 Bit name TM0CEn STINTn	10 9 8 7 6 <5> 4 3 2 1 0 Address After res PRM02 PRM01 PRM00 0 0 0 TM0CEDI BFTE3 BFTEN MBFTE MOD01 MOD00 FFFFF5BAH 0508H Function Specifies the operation of TM0n. 0 Count disabled (stops after all count values are cleared) 1: Count enabled Caution When TM0CEn = 0, TO0n0 to TO0n5 output becomes high impedance Specifies interrupt during TM0n timer start. 0: Interrupt not generated at operation start 1: Interrupt generated at operation start 1: Interrupt generated at operation start 1: Interrupt is generated immediately after the rising edge of the TM0CEn signal. When STINTn = 1, an interrupt is generated immediately after the rising edge of the TM0CEn signal. When MOD01 = 0 (triangular wave mode), the INTTM0n interrupt (see Figure 9-4) is generated, and when MOD01 = 1 (sawtooth wave mode), the INTCM0n3 interrupt is generated.
15	TM0CEn	Specifies the operation of TM0n. 0: Count disabled (stops after all count values are cleared) 1: Count enabled Caution When TM0CEn = 0, TO0n0 to TO0n5 output becomes high impedance Specifies interrupt during TM0n timer start. 0: Interrupt not generated at operation start 1: Interrupt generated at operation start 1: Interrupt generated at operation start When STINTn = 1, an interrupt is generated immediately after the rising edge of the TM0CEn signal. When MOD01 = 0 (triangular wave mode), the INTTM0n interrupt (see Figure 9-4) is generated, and when MOD01 = 1 (sawtooth wave mode), the INTCM0n3 interrupt
		 0: Count disabled (stops after all count values are cleared) 1: Count enabled Caution When TM0CEn = 0, TO0n0 to TO0n5 output becomes high impedance Specifies interrupt during TM0n timer start. 0: Interrupt not generated at operation start 1: Interrupt generated at operation start When STINTn = 1, an interrupt is generated immediately after the rising edge of the TM0CEn signal. When MOD01 = 0 (triangular wave mode), the INTTM0n interrupt (see Figure 9-4) is generated, and when MOD01 = 1 (sawtooth wave mode), the INTCM0n3 interrupt
14	STINTn	 0: Interrupt not generated at operation start 1: Interrupt generated at operation start When STINTn = 1, an interrupt is generated immediately after the rising edge of the TM0CEn signal. When MOD01 = 0 (triangular wave mode), the INTTM0n interrupt (see Figure 9-4) is generated, and when MOD01 = 1 (sawtooth wave mode), the INTCM0n3 interrupt
		 Cautions 1. Changing the STINTn bit during TM0n operation (TM0CEn bit = 1) is prohibited. 2. The INTCM010 to INTCM012, INTCM0n4, and INTCM0n5 interrupts are not affected by the STINTn bit (an interrupt does not occur when the timer is started if STINTn = 1).
13 to 11	CUL02 to	Specifies the interrupt culling ratio.
	CUL00	CUL02 CUL01 CUL00 Interrupt culling ratio
		0 0 0 1/1
		0 0 1 1/2
		0 1 0 1/4
		0 1 1 1/8
		1 0 0 1/16
		Other than above Culling not performed

Caution To operate timer 0, first set TM0CEn = 0 and then set TM0CEn = 1.

Г

(2/4)

13 to 11	CUL02 to CUL00	Саι	2. E 2. E 11 3. If 2. 12 13 14 15 15 15 16 16 16 16 16 16 16 16 16 16 16 16 16	ulling ratio iven when B he BFCMn0 egisters), tra he culled IN f the culling fulling ratio fulling ratio fulling ratio fulling ratio fulling ratio fulling ratio fulling ratio	(1/1, 1/2, 1/4, FTE3 = 1, BF to BFCMn3 r ansfer is not TTM0n and II ratio is chan is applied aft prior to the c I0 to INTCM0 e not affected	TEN = 1 (settings to transfer data from egisters to the CM0n0 to CM0n3 performed at the generation timing of NTCM0n3 interrupts if MBFTE = 0. ged during a count operation, the new er an interrupt has occurred at the hange (see Figure 9-5). 12, INTCM0n4, and INTCM0n5 d by the CUL02 to CUL00 bits (the e at the same culling ratio as when
10 to 8	PRM02 to PRM00	Spe	ecifies the co	ount clock for	TM0n.	
			PRM02	PRM01	PRM00	Count clock
			0	0	0	fclk
			0	0	1	fськ/2
			0	1	0	fclĸ/4
			0	1	1	fclk/8
			1	0	0	fclk/16
			1	0	1	fclk/ 32
			Other than	above	•	Setting prohibited
			becc the c inter	ome 0000H a division ratio rrupt culling ne base cloc	and the INTTI o is not switc	ing is from when the TM0n value has M0n interrupt has occurred. Therefor whed at the timing that corresponds to 0.1.5 (1) Timer 0 clock selection regis
5	TM0CEDn	0: 1:	DTMn0 to E DTMn0 to E utions1. C	OTMn2 perfor OTMn2 stopp Changing the	rm count oper ed e TM0CEDn b	TMn2 timers ation oit during TM0n operation (TM0CEn = TM0CEDn = 1, a signal without dead
				-		no to TO0n5 pins.

(3/4)

Bit position	Bit name			Function	
4	BFTE3	0: Tran 1: Tran	sfei sfei	sfer of data from the BFCMn3 regist r disabled r enabled ming from the BFCMn3 register to t	U U
		BFTE3		TM0n operation mode	BFCMn3 → CM0n3 transfer timing
		0	А	II modes	No transfer
		1		WM mode 0 (symmetric riangular wave)	INTTM0n
		1		WM mode 1 (asymmetric riangular wave)	INTTM0n
		1	Ρ	WM mode 2 (sawtooth wave)	INTCM0n3
				= 1, the value of the BFCMn3 regis occurrence of the INTTM0n or INTC	
3	BFTEN	registers to 0: Tran	the sfei	sfer of data from the BFCMn0 to BF e CM0n0 to CM0n2, CM0n4, CM0n r disabled r enabled TM0n operation mode	
					CM0n4, CM0n5 transfer timing
		0		II modes	Don't transfer
		1		WM mode 0 (symmetric iangular wave)	INTTM0n
		1		WM mode 1 (asymmetric iangular wave)	INTTM0n, INTCM0n3
		1	Ρ	WM mode 2 (sawtooth wave)	INTCM0n3
		registers a	re tr	= 1, the values of the BFCMn0 to E ransferred to the CM0n0 to CM0n2, the INTTM0n or INTCM0n3 interrup	CM0n4, and CM0n5 registers upor
2	MBFTE	bits, this bi upon occur 0: Disable interrup 1: Enable interrup	t sp rren the t the t	ecifies whether to enable or disable ce of an interrupt for culling. set values of the BFTE3 and BFTE	errupts is set by the CUL02 to CUL0 the BFTE3 and BFTEN bit settings EN bits upon occurrence of a culling EN bits upon occurrence of a culling
		MBFTE	Ξ	Operation upon occurrer	nce of interrupt for culling
				0	1
		BFTEN	0	$\begin{array}{l} \text{BFCMn0 to BFCMn2} \rightarrow \text{CM0n0} \\ \text{to CM0n2 transfer disabled} \end{array}$	$\begin{array}{l} \text{BFCMn0 to BFCMn2} \rightarrow \text{CM0n0} \\ \text{to CM0n2 transfer disabled} \end{array}$
			1	$\begin{array}{l} \text{BFCMn0 to BFCMn2} \rightarrow \text{CM0n0} \\ \text{to CM0n2 transfer disabled} \end{array}$	$\begin{array}{l} \text{BFCMn0 to BFCMn2} \rightarrow \text{CM0n0} \\ \text{to CM0n2 transfer enabled} \end{array}$
		BFTE3	0	$\begin{tabular}{l} BFCMn3 \rightarrow CM0n3 \ transfer \\ \end{tabular} disabled \end{tabular}$	$\begin{tabular}{l} BFCMn3 \rightarrow CM0n3 \ transfer \\ \end{tabular} disabled \end{tabular}$
			1	BFCMn3 \rightarrow CM0n3 transfer disabled	BFCMn3 \rightarrow CM0n3 transfer enabled

Remark n = 0, 1

(4/4)

Bit position	Bit name					Functio	on		
1, 0	MOD01, MOD00	Spec	ifies t	he oper	ation mode of TM0	in.			
			10D 01	MOD 00	Operation mode	TM0n operation	Timer clear source	BFCMn3 → CM0n3 timing	BFCMn0 to BFCMn2, BFCMn4, BFCMn5 → CM0n5 → CM0n2, CM0n4, CM0n5 timing
			0	0	PWM mode 0 (symmetric triangular wave)	Up/down	-	INTTM0n	INTTM0n
			0	1	PWM mode 1 (asymmetric triangular wave)	Up/down	-	INTTM0n	INTTM0n, INTCM0n3
			1	0	PWM mode 2 (sawtooth wave)	Up	INTCM0n3	INTCM0n3	INTCM0n3
			1	1	Setting prohibited				
		Caut	ion	-	ing the value of th En bit = 1) is proh		nd MOD00 b	its during TM	0n operation

Figure 9-4. Specification of INTTM0n Interrupt in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave) (MOD01, MOD00 Bits of TMC0n Register = 0n)





Figure 9-5. Interrupt Culling Processing






Figure 9-6. Interrupt Culling Ratio Change Timing (Relationship Between STINTn Bit Setting and CUL Bit Change): PWM Mode 1 (Asymmetric Triangular Wave)

(3) Timer unit control registers 00, 01 (TUC00, TUC01)

TUC0n is an 8-bit register that controls the TO0n0 to TO0n5 outputs. TUC0n can be read/written in 8-bit or 1-bit units. However, bit 0 is read-only.

_	7	6	5	4	3	2	<1>	<0>	Address	After reset
TUC00	0	0	0	0	0	0	TORS0	TOSTA0	FFFF57CH	01H
	7	6	5	4	3	2	<1>	<0>	Address	After reset
TUC01	0	0	0	0	0	0	TORS1	TOSTA1	FFFF5BCH	01H
		1								
Bit posi	tion	Bit name					Functior	ı		
			inpu Out		med by writ	ting "1" to	the TORSn	bit.		
			Cau	2. 3.	TOEDG1 b not release bit while o If the inpu released (If the edge bit = 0 or 1 when "1" i (TOSTAn I After reset	it = 1, TC ed (TOST utput is c t level is TOSTAN is set to b, the out is written bit = 1). t, be sure	EDG0 bit = An bit = 1) lisabled (TC the inactive bit = 0). the ESOn p put disable to the TOR to write "1	0 or 1), the even if "1" OSTAn bit = e level, the bin input (T ed state is r Sn bit whil " to the TO	vel (TOMR regi e output disable is written to th = 1). output disabled OEDG1 bit = 0, eleased (TOST e output is disa RSn bit prior to the TORSn bit	ed state is e TORSn d state is TOEDG0 An bit = 0) abled o starting

(4) Timer output mode registers 0, 1 (TOMR0, TOMR1)

The TOMRn register controls timer output from the TO0n0 to TO0n5 pins.

To prevent abnormal output from the TO0n0 to TO0n5 pins due to illegal access, data is written to the TOMRn register in the following two sequences.

- (a) Write access to the TOMR write enable register (SPECn), followed by
- (b) Write access to the TOMRn register
- Write is not enabled via hardware unless the these two sequences are implemented.

TOMRn can be read/written in 8-bit units.

- Caution When interrupt requests are generated during write access to the TOMRn register (after write access to the SPECn register and prior to writing to the TOMRn register), write processing to the TOMRn register may not be performed normally if access to other addresses is performed using the internal bus during servicing of these interrupts. Add one of the following processing items during the TOMRn register write routine.
 - Prior to write access to the TOMRn register, disable acknowledgement of all interrupts of the CPU.
 - Following write access to the TOMRn register, check that write was performed normally.


	7	6	5	4	3	2	1	0	Address	After reset
TOMR0	ALVTO	ALVUB	ALVVB	ALVWB	TOSP	0	TOEDG1	TOEDG0	FFFF57DH	00H
	7	6	5	4	3	2	1	0	Address	After reset
TOMR1	ALVTO	ALVUB	ALVVB	ALVWB	TOSP	0	TOEDG1	TOEDG0	FFFF5BDH	00H
Bit po	sition	Bit nan	ne				Functio	n		
7		ALVTO		0: Active 1: Active	level is low level is hig	/ level h level	ΓΟ0n0, ΤΟ0r) bit during ΄		ation (TM0CEn	= 1) is
6		ALVUB	S		•	active lev	el set by ALV	′TO bit		

(1/2)

(2/2)

	Bit name			Function
5	ALVVB	1: Active leve	evel of active el set by ALV	level set by ALVTO bit
		Caution Chang		VVB bit during TM0n operation (TM0CEn = 1) is
4	ALVWB		evel of active	level set by ALVTO bit
		1: Active leve When ALVWB =	-	/TO bit it level of TO0n5 output is the same as TO0n4.
		Caution Chang prohit		VWB bit during TM0n operation (TM0CEn = 1) is
3	TOSP	0: Enables ES 1: Disables ES Cautions 1. Th TO ou 2. Be en TO	SOn pin inpu SOn pin inpu e output st DRSn bit of tput is prof efore chang abled (char	
		sta		
1, 0	TOEDG1, TOEDG0	These bits select	t the valid ed	ge or level when setting forcible stop of TO0n0 to input using the TOSP bit.
1, 0	-	These bits select	t the valid ed	
1, 0	-	These bits select TO0n5 output via	t the valid ec a ESOn pin i	nput using the TOSP bit.
1, 0	-	These bits select TO0n5 output via TOEDG1	t the valid ed a ESOn pin i TOEDG0	nput using the TOSP bit. Operation
1, 0	-	These bits select TO0n5 output via TOEDG1 0	t the valid ec a ESOn pin i TOEDG0 0	Operation Rising edge
1, 0	-	These bits select TO0n5 output via TOEDG1 0 0	t the valid ec a ESOn pin i TOEDG0 0 1	Input using the TOSP bit. Operation Rising edge Falling edge

Examples of the output waveforms of TO000 and TO001 when the higher 4 bits (ALVTO, ALVUB, ALVVB, and ALVWB) of the TOMRn register are set in PWM mode 0 (asymmetric triangular waves) are shown below.







Figure 9-8. Output Waveforms of TO000 and TO001 in PWM Mode 0 (Symmetric Triangular Waves) (With Dead Time (TM0CED0 Bit = 0))



Data is set to timer output mode registers 0 and 1 (TOMR0, TOMR1) in the following sequence.

- <1> Prepare the data to be set to timer output mode registers 0 and 1 (TOMR0, TOMR1) in a general-purpose register.
- <2> Write data to TOMR write enable registers 0 and 1 (SEPC0, SPEC1).
- <3> Set timer output mode registers 0 and 1 (TOMR0, TOMR1) (using the following instructions).
 - Store instruction (ST/SST instructions)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instructions)

[Description Example] <1> MOV 0x04, r10 <2> ST.B r10, SPECn [r0] <3> ST.B r10, TOMRn [r0]

Remark n = 0, 1

To read the TOMRn register, no special sequence is required.

- Cautions 1. Prohibit interrupts between SPECn issuance (<2>) and the TOMRn register write that immediately follows (<3>).
 - 2. The data written to the SPECn register is dummy data; use the same register as the generalpurpose register used to set the TOMRn register (<3> in the above example) for SPECn register write (<2> in the above example). The same applies when using a general-purpose register for addressing.
 - 3. Do not write to the SPECn register or TOMRn register using DMA transfer.

(5) PWM output enable registers 0, 1 (POER0, POER1)

The POERn register is used to make the external pulse output (TO0n0 to TO0n5) status inactive by software. POERn can be read/written in 8-bit or 1-bit units.

_	7	6	<5>	<4>	<3>	<2>	<1>	<0>	Address	After reset	
POER0	0	0	OE210	OE200	OE110	OE100	OE010	OE000	FFFFF57FH	00H	
POER1	7 0	6	<5> OE211	<4>	<3> OE111	<2> OE101	<1> OE011	<0> OE001	Address FFFF5BFH	After reset 00H	
Bit pos	ition	Bit nam	e				Functio	n			
5 OE21n		Spe 0	 Specifies the output status of the TO0n5 pin. 0: TO0n5 output status is high impedance. 1: TO0n5 output status is controlled by TM0CEn bit of TMC0n register and TORTOn bit of PSTOn register and ESOn pin. 								
4 OE20n			0	 Specifies the output status of the TO0n4 pin. 0: TO0n4 output status is high impedance. 1: TO0n4 output status is controlled by TM0CEn bit of TMC0n register and TORTOn bit of PSTOn register and ESOn pin. 							
3		OE11n	0:	TO0n3 c TO0n3 c	output statu output statu output statu TOn regist	s is high im s is control	npedance. led by TMC	CEn bit of	TMC0n register	and TORTOn	
2		OE10n	0:	TO0n2 c TO0n2 c	output statu output statu output statu TOn regist	s is high im s is control	npedance. led by TMC	CEn bit of	TMC0n register	and TORTOn	
1		OE01n	0:	TO0n1 c TO0n1 c	output statu output statu output statu TOn regist	s is high im s is control	npedance. led by TMC	CEn bit of	TMC0n register	and TORTOn	
0		OE00n	0:	 Specifies the output status of the TO0n0 pin. 0: TO0n0 output status is high impedance. 1: TO0n0 output status is controlled by TM0CEn bit of TMC0n register and TORTOn bit of PSTOn register and ESOn pin. 							

(6) PWM software timing output registers 0, 1 (PSTO0, PSTO1)

The PSTOn register is used to perform settings to output the desired waveforms to the external pulse output pins (TO0n0 to TO0n5) by software.

PSTOn can be read/written in 8-bit or 1-bit units.

Cautions 1. When the value of the TORTOn bit has been changed from 0 to 1 during timer output (setting changed to software output), the timing is delayed by the dead-time portion when the output level differs from the timer output signal during output due to the settings of the UPORTn, VPORTn, and WPORTn bits.

When the output level is the same as the timer output signal during output due to the settings of the UPORTn, VPORTn, and WPORTn bits, output is performed maintaining the same output level.

 If software output is enabled (TORTOn bit = 1), the INTTM0n and INTCM0n3 interrupts and TO0n0 to TO0n5 output statuses are as follows during TM0n operation (TM0CEn bit = 1).

INTTM0n and INTCM0n3 interrupts:Continue occurring at each timing in accordance
with timer and compare operations.TO0n0 to TO0n5 outputs:Software output has priority.

- If the TORTOn bit is changed from 1 to 0 during TM0n operation (TM0CEn bit = 1), the software output state is retained for the TO0n0 to TO0n5 outputs until one of the set/reset condition of the flip-flop for the TO0n0 to TO0n5 outputs shown in (a) below is generated.
 - (a) Set/reset conditions of flip-flop for TO0n0 to TO0n5 outputs

	Output Status	Operation Mode	Conditions				
Set	Timer output	Triangular wave mode (PWM mode 0, 1)	Compare match while TM0n is counting up				
		Sawtooth wave mode (PWM mode 2)	Match between TM0n and CM0n3 registers				
	Software output	_	Set (to 1) UPORTn, VPORTn, and WPORTn bits				
Reset	Timer output	Triangular wave mode (PWM mode 0, 1)	Compare match while TM0n is counting down				
		Sawtooth wave mode (PWM mode 2)	Compare match with TM0n				
	Software output	_	Clear (to 0) UPORTn, VPORTn, and WPORTn bits				

Remark n = 0, 1

4. If the same value is written to the UPORTn (VPORTn, WPORTn) bit when TORTOn =1, the TO0n0 and TO0n1 outputs (TO0n2 and TO0n3, TO0n4 and TO0n5) are not changed.

	<7>	6	5	4	3	<2>	<1>	<0>	Address	After reset	
STO0	TORTO0	0	0	0	0	UPORT0	VPORT0	WPORT0	FFFF57EH	00H	
	<7>	6	5	4	3	<2>	<1>	<0>	Address	After reset	
STO1	TORTO1	0	0	0	0	UPORT1	VPORT1	WPORT1	FFFFF5BEH	00H	
Bit p	position	Bit nam	ne				Funct	ion			
	7	TORTOn		Specifies TO 0: Timer 1: Softw							
				The change of the TO0n0 to TO0n5 signals during software output occurs when the TORTOn bit is set (to 1) and a value is written to the UPORTn, VPORTn, and WPORTn bits. A dead-time timer can also be used.							
	2	UPORTn		Specifies th	is the TO0n0 (U phase)/TO0n1 (\overline{U} phase) pin output value.						
				UPORTn	n Operation						
				0	TO0n0	Inverted I	evel of AL\	/TO bit setti	ng		
					TO0n1	When AL	VUB = 0	Level o	f ALVTO bit set	ting	
						When AL	VUB = 1	Inverte	d level of ALVT	O bit setting	
				1	TO0n0	Level of A	ALVTO bit s	setting			
					TO0n1	When AL	VUB = 0	Inverte	d level of ALVT	O bit setting	
						When AL	VUB = 1	Level o	f ALVTO bit set	ting	
	1	VPORTn	Caution If the UPORTn bit setting value is changed when TORTOn = 1 dead-time setting becomes valid for the TO0n0/TO0n1 output in the same way as during normal timer operation. DRTn Specifies the TO0n2 (V phase)/TO0n3 (V phase) pin output value.								
				_	T00=0	Inverted		Operation			
				0	TO0n2 TO0n3	When AL		/TO bit setti	of ALVTO bit se	tting	
					100113	When AL			ed level of ALVT	0	
				1	TO0n2		ALVTO bit :				
					TO0n2	When AL			d level of ALVT	O hit setting	
					10013	When AL			of ALVTO bit se		
						WHEN AL	.vvD = 1	Lever		ung	
				de	ead-time s	Tn bit sett	ing value i omes valio	is changed	when TORTOr 00n2/TO0n3 ou	n = 1, the	

 $\textbf{Remark} \quad n=0, \ 1$

ALVTO bit: Bit 7 of the TOMRn register ALVUB bit: Bit 6 of the TOMRn register ALVVB bit: Bit 5 of the TOMRn register


(2/2)

Bit position	Bit name	Function						
0	WPORTn	Specifies the TO0n4 (W phase)/TO0n5 (\overline{W} phase) pin output value.						
		WPORTn	WPORTn Operation					
		0	TO0n4	Inverted level of ALV	TO bit setting			
			TO0n5	When ALVWB = 0	Level of ALVTO bit setting			
				When ALVWB = 1	Inverted level of ALVTO bit setting			
		1	TO0n4	Inverted level of ALVTO bit setting				
			TO0n5	When ALVWB = 0	Inverted level of ALVTO bit setting			
				When ALVWB = 1	Level of ALVTO bit setting			
		Caution If the WPORTn bit setting value is changed when TORTOn = 1, the dead-time setting becomes valid for the TO0n4/TO0n5 output signatin the same way as during normal timer operation.						
temark n = 0 ALV	0, 1 TO bit: Bit 7 of 1	the TOMRn re	gister					

The TO0n0 to TO0n5 pins can be set to timer output by a match between TM0n and the compare register or to software output using the PSTOn register (TORTOn bit = 1). Software output has the priority over timer output.

Consequently, when the setting changes from TM0CEn = 1 (timer operation enabled), TORTOn = 1 (software output enabled) to TM0CEn = 1 (timer operation enabled), TORTOn = 0 (software output disabled), the TO0n0 to TO0n5 pins continue to perform software output until the occurrence of the first F/F set/reset due to a match between TM0n and the compare register after the TORTOn bit setting changes.


The relationship between the settings of the TORTOn and TM0CEn bits when ALVTO = 1 and the output of TO0n0 (negative phase side) is shown on the following pages (the positive phase side (TO0n1, TO0n3, and TO0n5) is dependent on the ALVUB, ALVVB, and ALVWB bits, so refer to the explanations of each of these bits).





If the setting of the TORTOn bit changes from 1 to 0 while the UPORTn bit is set to 1 in the P1 period in Figure 9-9 above, the F/F continues to hold the TORTOn bit setting of "1" until the T1 timing.

However, because the F/F is reset at the T1 timing (by a compare match of TM0n during down counting), the TO0n0 output changes from 1 to 0.





If the setting of the TORTOn bit changes from 1 to 0 while the UPORTn bit is set to 0 in the P1 period in Figure 9-10 above, the F/F continues to hold the TORTOn bit setting of "0" until the T2 timing.

However, because the F/F is set at the T2 timing (by a compare match of TM0n during up counting), the TO0n0 output changes from 1 to 0.

Note that TO0n0 to TO0n5 output will stop if the TORTOn bit setting is changed from 1 to 0 while the TM0CEn bit is 0.






Figure 9-11. When UPORTn = 0 Is Set Immediately Before TORTOn = 1


If the setting of the TORTOn bit changes from 0 to 1 while the UPORTn bit is set to 0 during TM0n operation (TM0CEn = 1), the TO0n0 output changes from 1 to 0 because the F/F is reset at the T3 timing.


Examples of the software output waveforms of TO000 and TO001 based on the settings of the TORTOn, UPORTn, VPORTn, and WPORTn bits are shown on the following pages.














The following table shows the output status of external pulse output (in the case of TO0n0).

Table 9-3. Output Status of External Pulse Output (In Case of TO0n0)

OE00n Bit	TORTOn, UPORTn Bits	TM0CEn Bit	TO0n0
0	0/1	0/1	High impedance
1	0	0	High impedance
		1	Timer output
	1	0/1	Output by UPORTn bit

Remarks 1. OE00n bit: Bit 0 of POERn register TORTOn bit: Bit 7 of PSTOn register UPORTn bit: Bit 2 of PSTOn register TM0CEn bit: Bit 15 of TMC0n register

2. n = 0, 1

(7) TOMR write enable registers 0, 1 (SPEC0, SPEC1)

The SPECn register enables writing to the TOMRn register. Unless writing to the TOMRn register is performed immediately after writing to the SPECn register (any data can be written), write processing to the TOMRn register is not performed normally. Normally, 0000H is read. The SPECn register can be read/written in 16-bit units.

Remark n = 0, 1

SPEC0	15 0	14 0	13 0	12 0	11 0	10	9	8	7	6	5	4	3	2	1 0	0	Address FFFF580H	After reset 0000H
	15	14	13	12	11	10	9	_	7	6	5	-	3	2	1	0	Address	After reset
SPEC1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FFFF5C0H	0000H

9.1.6 Operation

Remarks 1. In the explanation of operations in this section, the bits that affect the TO0n0 to TO0n5 outputs are assumed to be set as follows.

ALVTO = 1, ALVUB = 0, ALVVB = 0, ALVWB = 0, TORTOn =0

2. The F/F in this section indicates the flip-flop for controlling the output of the TO0n0 to TO0n5 pins.

(1) Basic operation

Timer 0 (TM0n) is a 16-bit interval timer that operates as an up/down timer or as an up timer. The cycle is controlled by compare register 0n3 (CM0n3) (n = 0, 1).

All TMOn bits are cleared (0) by RESET input and the count operation is stopped.

Count operation enable/disable is controlled by the TM0CEn bit of timer control register 0n (TMC0n). The count operation is started by setting the TM0CEn bit to 1 by software. Resetting the TM0CEn bit to 0 clears TM0n and stops the count operation.

When the value of compare register 0n3 (CM0n3) set beforehand and the value of the TM0n counter match, a match interrupt (INTCM0n3) is generated.

The count clock to TM0n can be selected from among 6 internal clocks using the TMC0n register. If TM0n has been set as an up/down timer, an underflow interrupt (INTTM0n) is generated when TM0n becomes 0000H during down counting.

TM0n has the following three operation modes, which are selected using timer control register 0n (TMC0n).

- PWM mode 0: Triangular wave modulation (right-left symmetric waveform control)
- PWM mode 1: Triangular wave modulation (right-left asymmetric waveform control)
- PWM mode 2: Sawtooth wave modulation control

TMC0n	Register	Operation Mode	TM0n	Timer Clear	Interrupt	$\text{BFCMn3} \rightarrow$	BFCMn0 to BFCMn2,
MOD01	MOD00		Operation	Source	Source	CM0n3 Timing	BFCMn4, BFCMn5 → CM0n0 to CM0n2, CM0n4, CM0n5 Timing
0	0	PWM mode 0 (Symmetric triangular wave)	Up/down	_	INTTM0n, INTCM010 to INTCM012, INTCM0n3 to INTCM0n5	INTTM0n	INTTM0n
0	1	PWM mode 1 (Asymmetric triangular wave)	Up/down	_	INTTM0n, INTCM010 to INTCM012, INTCM0n3 to INTCM0n5	INTTM0n	INTTM0n, INTCM0n3
1	0	PWM mode 2 (Sawtooth wave)	Up	INTCM0n3	INTCM010 to INTCM012, INTCM0n3 to INTCM0n5	INTCM0n3	INTCM0n3
1	1	Setting prohibited	•	•	•		

Table 9-4. Operation Modes of Timer 0 (TM0n)

Caution Changing the MOD01 and MOD00 bits during TM0n operation (TM0CEn = 1) is prohibited.

Remark n = 0, 1

*

The various operation modes are described below.

(2) PWM mode 0: Triangular wave modulation (right-left symmetric waveform control)

[Setting procedure]

- (a) Set PWM mode 0 (symmetric triangular wave) using the MOD01 and MOD00 bits of the TMC0n register.
 Also set the active level of the TO0n0 to TO0n5 pins using the ALVTO bit of the TOMRn register (n = 0, 1).
- (b) Set the count clock of TM0n using the PRM02 to PRM00 bits of the TMC0n register. The transfer operation from BFCMn3 to CM0n3 is set using the BFTE3 bit, and the transfer operation from BFCMn0 to BFCMn2, BFCMn4, and BFCMn5 to CM0n0 to CM0n2, CM0n4, and CM0n5 is set using the BFTEN bit.
- (c) Set the initial values.
 - (i) Specify the interrupt culling ratio using the CUL02 to CUL00 bits of the TMC0n register.
 - (ii) Set the half-cycle width of the PWM cycle in BFCMn3.
 - PWM cycle = BFCMn3 value × 2 × TM0n count clock (The TM0n count clock is set by the TMC0n register.)
 - (iii) Set the dead-time width in DTRRn.
 - Dead-time width = (DTRRn + 1)/fcLK fcLK: Base clock
 - (iv) Set the set/reset timing of the F/F used in the PWM cycle in BFCMn0 to BFCMn2.
- (d) Clear (0) the TM0CEDn bit of the TMC0n register to enable dead-time timer operation. Set TM0CEDn =
 1 when not using dead time.
- (e) Setting (1) the TM0CEn bit of the TMC0n register starts TM0n counting, and a 6-channel PWM signal is output from the TO0n0 to TO0n5 pins.

Caution Setting CM0n3 to 0000H is prohibited.

- **Remark** The TM0CEn bit of the TMC0n register indicates a transfer operation under the following conditions.
 - When TM0CEn bit of TMC0n register is 0 Transfer to the CM0n0 to CM0n2, CM0n4, and CM0n5 registers is performed at the next base clock (fcLK) after writing to the BFCMn0 to BFCMn2, BFCMn4, and BFCMn5 registers.
 - When TM0CEn bit of TMC0n register is 1 The value of the BFCMn0 to BFCMn2, BFCMn4, and BFCMn5 registers is transferred to the CM0n0 to CM0n2, CM0n4, and CM0n5 registers upon occurrence of the INTTM0n interrupt. Transfer enable/disable at this time is controlled by the BFTEN bit of the TMC0n register.

[Operation]

In PWM mode 0, TM0n performs up/down count operation. When TM0n = 0000H during down counting, an underflow interrupt (INTTM0n) is generated, and when TM0n = CM0n3 during up counting, a match interrupt (INTCM0n3) is generated (n = 0, 1).

Switching from up counting to down counting is performed when TM0n and CM0n3 match (INTCM0n3), and switching from down counting to up counting is performed when a TM0n underflow occurs after TM0n becomes 0000H.

The PWM cycle in this mode is (BFCMn3 value $\times 2 \times$ TM0n count clock). Note that the next PWM cycle width is set to BFCMn3.

The data of BFCMn3 is automatically transferred by hardware to CM0n3 upon generation of the INTTM0n interrupt. Furthermore, calculation is performed by software processing started by INTTM0n, and the data for the next cycle is set to BFCMn3.

Data setting to CM0n0 to CM0n2, which control the PWM duty, is explained next.

Setting of data to CM0n0 to CM0n2 consists of setting the duty output from BFCMn0 to BFCMn2.

The values of BFCMn0 to BFCMn2 are automatically transferred by hardware to CM0n0 to CM0n2 upon generation of the INTTM0n interrupt. Furthermore, software processing is started up and calculation performed, and the set/reset timing of the F/F for the next cycle is set to BFCMn0 to BFCMn2.

The PWM cycle and the PWM duty are set in the above procedure. The F/F set/reset conditions upon match of CM0n0 to CM0n2 are as follows.

- Set: CM0n0 to CM0n2 match detection during TM0n up count operation
- Reset: CM0n0 to CM0n2 match detection during TM0n down count operation

In this mode, the F/F set/reset timing is performed at the same timing (right-left symmetric control). The values of DTRRn are transferred to the corresponding dead-time timers (DTMn0 to DTMn2) in synchronization with the set/reset timing of the F/F, and down counting is started. DTMn0 to DTMn2 count down to 000H, and stop when they count down further to FFFH.

DTMn0 to DTMn2 can automatically generate a width at which the active levels of the positive phase (TO0n0, TO0n2, TO0n4) and negative phase (TO0n1, TO0n3, TO0n5) do not overlap (dead time).

In this way, software processing is started by an interrupt (INTTM0n) that occurs once during every PWM cycle after initial setting has been performed, and by setting the PWM cycle and PWM duty to be used in the next cycle, it is possible to automatically output a PWM waveform to pins TO0n0 to TO0n5 taking into consideration the dead-time width (in the case of an interrupt culling ratio of 1/1).

[Output waveform width with respect to set value]

- PWM cycle = BFCMn3 × 2 × TTMOn
- Dead-time width TDnm = (DTRRn + 1)/fcLK
- Active width of positive phase (TO0n0, TO0n2, TO0n4 pins)
 - = { $(CM0n3 CM0nX_{up}) + (CM0n3 CM0nX_{down})$ } × TTM0n TDnm
- Active width of negative phase (TO0n1, TO0n3, TO0n5 pins)
 - = $(CM0nX_{down} + CM0nX_{up}) \times T_{TM0n} T_{Dnm}$
- In this mode, CM0nX_{up} = CM0nX_{down} (however, within the same PWM cycle).

Since CM0nX_{up} and CM0nX_{down} in the negative phase formula are prepared in a separate PWM cycle, CM0nX_{up} \neq CM0nX_{down}.

 fclk:
 Base clock

 TTM0n:
 TM0n count clock

 CM0nXup:
 Set value of CM0n0 to CM0n2 while TM0n is counting up

 CM0nXdown:
 Set value of CM0n0 to CM0n2 while TM0n is counting down

The pin level when the TO0n0 to TO0n5 pins are reset is the high impedance state. When the control mode is selected thereafter, the following levels are output until TM0n is started.

• TO0n0, TO0n2, TO0n4	When active low \rightarrow High level
	When active high \rightarrow Low level
• TO0n1, TO0n3, TO0n5	When active low \rightarrow Low level
	When active high \rightarrow High level

The active level is set with the ALVTO bit of the TOMRn register. The default is active low.

Caution If a value such that the positive phase or negative phase active width is "0" or a negative value is set in the above formula, the TO0n0 to TO0n5 pins output a waveform fixed to the inactive level waveform with active width "0".

Remarks. 1 m = 0 to 2

n = 0, 1

2. The interrupt request signal occurrence conditions of INTCM010 to INTCM012, INTCM0n4, and INTCM0n5 are shown below.

Setting Condition	INTCM010 to INTCM012, INTCM0n4, INTCM0n5 Signal Occurrence Status
CM010 to CM012, CM0n4, CM0n5 \leq CM0n3	Occurs
CM010 to CM012, CM0n4, CM0n5 = 0000H	Occurs
CM010 to CM012, CM0n4, CM0n5 > CM0n3	Does not occur





Figure 9-15. Operation Timing in PWM Mode 0 (Symmetric Triangular Wave) (1/2)



- **2.** n = 0, 1
- **3.** x = 0 to 2
- 4. t: Dead time = (DTRRn + 1)/fcLK (fcLK: Base clock)
- 5. To not use dead time, set the TM0CEDn bit of the TMC0n register to 1.
- 6. The above figure shows an active-high case.
- INTCM01x is generated on a match between TM01 and CM01x (a and b in the above figure). INTCM00x is not generated.

Figure 9-16 shows the overall operation image.




Figure 9-15. Operation Timing in PWM Mode 0 (Symmetric Triangular Wave) (2/2)

+





Figure 9-16. Overall Operation Image of PWM Mode 0 (Symmetric Triangular Wave)


Next, an example of the operation timing, which depends on the values set to CM0n0 to CM0n2, CM0n4, and CM0n5 (BFCMn0 to BFCMn2, BFCMn4, BFCMn5) is shown.

(a) When CM0nx (BFCMnx) \geq CM0n3 is set

*








When a value greater than CM0n3 is set to BFCMn0 to BFCMn2, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a low level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a high level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control. Furthermore, if CM0n0 to CM0n2 = CM0n3 is set, matching of TM0n and CM0n0 to CM0n2 is detected during down counting by TM0n, so that the F/F remains reset as is, and is not set.


The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.


★ Figure 9-17. Operation Timing in PWM Mode 0 (Symmetric Triangular Wave, BFCMnx ≥ CM0n3) (2/2)

(b) When CM0nx (BFCMnx) = 0000H is set

 \star








Since TM0n = CM0n0 to CM0n2 = 0000H match is detected during up counting by TM0n, the F/F is just set and does not get reset. Even when the setting value is 0000H, F/F is changed in the cycle during which transfer is performed from BFCMn0 to BFCMn2 to CM0n0 to CM0n2 similarly to when the setting value is other than 0000H.

Figure 9-19 shows the change timing from the 100% duty state.

Figure 9-18. Operation Timing in PWM Mode 0 (Symmetric Triangular Wave, BFCMnx = 0000H) (2/2)





٠




Figure 9-19. Change Timing from 100% Duty State (PWM Mode 0) (2/2)

*

(3) PWM mode 1: Triangular wave modulation (right-left asymmetric waveform control)

[Setting procedure]

- (a) Set PWM mode 1 (asymmetric triangular wave) using the MOD01 and MOD00 bits of the TMC0n register. Also set the active level of the TO0n0 to TO0n5 pins using the ALVTO bit of the TOMRn register (n = 0, 1).
- (b) Set the count clock of TM0n using the PRM02 to PRM00 bits of the TMC0n register. The transfer operation from BFCMn3 to CM0n3 is set using the BFTE3 bit, and the transfer operation from BFCMn0 to BFCMn2, BFCMn4, BFCMn5 to CM0n0 to CM0n2, CM0n4, and CM0n5 is set using the BFTEN bit.
- (c) Set the initial values.
 - (i) Specify the interrupt culling ratio using the CUL02 to CUL00 bits of the TMC0n register.
 - (ii) Set the half-cycle width of the PWM cycle in BFCMn3.
 - PWM cycle = BFCMn3 value × 2 × TM0n count clock (The TM0n count clock is set by the TMC0n register.)
 - (iii) Set the dead-time width in DTRRn.
 - Dead-time width = (DTRRn + 1)/fcLK fcLK: Base clock
 - (iv) Set the set timing of the F/F used in the PWM cycle in BFCMn0 to BFCMn2, BFCMn4, and BFCMn5.
- (d) Clear (0) the TM0CEDn bit of the TMC0n register to enable dead-time timer operation. Set TM0CEDn =
 1 when not using dead time.
- (e) Setting (1) the TM0CEn bit of the TMC0n register starts TM0n counting, and a 6-channel PWM signal is output from the TO0n0 to TO0n5 pins.

Caution Setting CM0n3 to 0000H is prohibited.

- **Remark** The TM0CEn bit of the TMC0n register indicates transfer operation under the following conditions.
 - When TM0CEn bit of TMC0n register is 0 Transfer to the CM0n0 to CM0n2, CM0n4, and CM0n5 registers is performed at the next base clock (fcLK) after writing to the BFCMn0 to BFCMn2, BFCMn4, and BFCMn5 registers.
 - When TM0CEn bit of TMC0n register is 1
 The value of the BFCMn0 to BFCMn2, BFCMn4, and BFCMn5 registers is transferred to the
 CM0n0 to CM0n2, CM0n4, and CM0n5 registers upon occurrence of the INTTM0n or
 INTCM0n3 interrupt. Transfer enable/disable at this time is controlled by the BFTEN bit of the
 TMC0n register.

[Operation]

In PWM mode 1, TM0n performs up/down count operation. When TM0n = 0000H during down counting, an underflow interrupt (INTTM0n) is generated, and when TM0n = CM0n3 during up counting, a match interrupt (INTCM0n3) is generated (n = 0, 1).

Switching from up counting to down counting is performed when TM0n and CM0n3 match (INTCM0n3), and switching from down counting to up counting is performed by INTTM0n.

The PWM cycle in this mode is (BFCMn3 value $\times 2 \times$ TM0n count clock). Note that the next PWM cycle width is set to BFCMn3.

The data of BFCMn3 is automatically transferred by hardware to CM0n3 upon generation of the INTTM0n interrupt. Furthermore, calculation is performed by software processing started by INTTM0n, and the data for the next cycle is set to BFCMn3.

Data setting to CM0n0 to CM0n2, which control the PWM duty, is explained next.

Setting of data to CM0n0 to CM0n2 consists of setting the duty output from BFCMn0 to BFCMn2.

The values of BFCMn0 to BFCMn2 are automatically transferred by hardware to CM0n0 to CM0n2 upon generation of INTTM0n and INTCM0n3 (TM0n and CM0n3 match interrupts). Furthermore, software processing is started up and calculation performed, and the set/reset timing of the F/F after a half cycle is set in BFCMn0 to BFCMn2.

The PWM cycle and the PWM duty are set in the above procedure. The F/F set/reset conditions upon match of CM0n0 to CM0n2 are as follows.

- Set: CM0n0 to CM0n2 match detection during TM0n up count operation
- Reset: CM0n0 to CM0n2 match detection during TM0n down count operation

The values of DTRRn are transferred to the corresponding dead-time timers (DTMn0 to DTMn2) in synchronization with the set/reset timing of the F/F, and down counting is started. DTMn0 to DTMn2 count down to 000H, and stop when they count down further to FFFH.

DTMn0 to DTMn2 can automatically generate a width at which the active levels of the positive phase (TO0n0, TO0n2, TO0n4) and negative phase (TO0n1, TO0n3, TO0n5) do not overlap (dead time).

In this way, software processing is started by two interrupts (INTTM0n and INTCM0n3) that occur during every PWM cycle after initial setting has been performed, and by setting the PWM cycle and PWM duty to be used after a half cycle, it is possible to automatically output a PWM waveform to pins TO0n0 to TO0n5 taking into consideration the dead-time width (in the case of an interrupt culling ratio of 1/1).

The difference between right-left symmetric waveform control and control in this mode (right-left asymmetric waveform control) is that BFCMn0 to BFCMn2 are transferred to CM0n0 to CM0n2, and that the interrupt signals that start software processing consist just of INTTM0n (generated once per PWM cycle) in the case of right-left symmetric waveform control, and INTTM0n and INTCM0n3 (generated twice per PWM cycle, or once per half cycle) in the case of right-left asymmetric waveform control.

[Output waveform width with respect to set value]

- PWM cycle = BFCMn3 × 2 × TTMon
- Dead time width TDnm = (DTRRn + 1)/fcLK
- Active width of positive phase (TO0n0, TO0n2, TO0n4 pins)
 - = { (CM0n3 CM0nXup) + (CM0n3 CM0nXdown)} × TTM0n TDnm
- Active width of negative phase (TO0n1, TO0n3, TO0n5 pins)

= $(CMOnX_{down} + CMOnX_{up}) \times T_{TMOn} - T_{Dnm}$

 fcLk:
 Base clock

 TTMOn:
 TMOn count clock

 CMOnXup:
 Set value of CMOn0 to CMOn2 while TMOn is counting up

 CMOnXdown:
 Set value of CMOn0 to CMOn2 while TMOn is counting down

The pin level when the TO0n0 to TO0n5 pins are reset is high impedance state. When the control mode is selected thereafter, the following levels are output until TM0n is started.

• TO0n0, TO0n2, TO0n4	When active low \rightarrow High level
	When active high \rightarrow Low level
• TO0n1, TO0n3, TO0n5	When active low \rightarrow Low level
	When active high \rightarrow High level

The active level is set with the ALVTO bit of the TOMRn register. The default is active low.

Caution If a value such that the positive phase or negative phase active width is "0" or a negative value is set in the above formula, the TO0n0 to TO0n5 pins output a waveform fixed to the inactive level waveform with active width "0".

Remarks. 1 m = 0 to 2

n = 0, 1

2. The interrupt request signal occurrence conditions of INTCM010 to INTCM012, INTCM0n4, and INTCM0n5 are shown below.

Setting Condition	INTCM010 to INTCM012, INTCM0n4, INTCM0n5 Signal Occurrence Status
CM010 to CM012, CM0n4, CM0n5 ≤ CM0n3	Occurs
CM010 to CM012, CM0n4, CM0n5 = 0000H	Occurs
CM010 to CM012, CM0n4, CM0n5 > CM0n3	Does not occur




Figure 9-20. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave) (1/2)

- 6. The above figure shows an active-high case.
- **7.** INTCM01x is generated on a match between TM01 and CM01x (a to d in the above figure). INTCM00x is not generated.





Figure 9-20. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave) (2/2)

Figure 9-21 shows the overall operation image.






(a) When BFCMnx \geq CM0n3 is set in software processing started by INTCM0n3

*

Figure 9-22. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx ≥ CM0n3) (1/2)






Figure 9-22. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx \geq CM0n3) (2/2)


When a value greater than CM0n3 is set to BFCMn0 to BFCMn2, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a low level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a high level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control. Furthermore, if CM0n0 to CM0n2 = CM0n3 is set, matching of TM0n and CM0n0 to CM0n2 is detected during down counting by TM0n, so that the F/F remains reset as is, and is not set.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(b) When BFCMnx > CM0n3 is set in software processing started by INTTM0n

 \star

Figure 9-23. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx > CM0n3) (1/2)






Figure 9-23. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx > CM0n3) (2/2)

When a value greater than CM0n3 is set to BFCMn0 to BFCMn2, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a high level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a low level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

Figure 9-24 shows the change timing from the 100% duty state.





Figure 9-24. Change Timing from 100% Duty State (PWM Mode 1) (1/2)

٠

Figure 9-24. Change Timing from 100% Duty State (PWM Mode 1) (2/2)




*

(c) When BFCMnx = 0000H is set in software processing started by INTCM0n3

*

Figure 9-25. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = 0000H) (1) (1/2)






Figure 9-25. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = 0000H) (1) (2/2)

Since a TM0n = CM0n0 to CM0n2 = 0000H match is detected during up counting by TM0n, the F/F is just set and is not reset. The F/F is also set upon match detection in the cycle when 0000H is transferred to CM0n0 to CM0n2 by INTTM0n interrupt.

Figure 9-26 shows the change timing from the 100% duty state.

+




Figure 9-26. Change Timing from 100% Duty State (1) (PWM Mode 1) (1/2)





Figure 9-26. Change Timing from 100% Duty State (1) (PWM Mode 1) (2/2)

(d) When BFCMnx = 0000H is set in software processing started by INTTM0n

*

Figure 9-27. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = 0000H) (2) (1/2)






Figure 9-27. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = 0000H) (2) (2/2)

Since TM0n = CM0n0 to CM0n2 = 0000H match is detected during up counting by TM0n, the F/F is just set and is not reset. Therefore, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a high level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a low level. The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same. Figure 9-28 shows the change timing from the 100% duty state.








Figure 9-28. Change Timing from 100% Duty State (2) (PWM Mode 1) (2/2)



(e) When BFCMnx = CM0n3 is set in software processing started by INTTM0n

×

Figure 9-29. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = CM0n3) (1/2)






Figure 9-29. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = CM0n3) (2/2)

Since TM0n and CM0n0 to CM0n2 match is detected during count down of TM0n when BFCMn0 to BFCMn2 = CM0n3 has been set, the F/F remains reset as is and is not set. Therefore, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a low level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a high level. Moreover, the timing of matching with TM0n with CM0n0 to CM0n2 = CM0n3 is the cycle when transfer is performed from BFCMn0 to BFCMn2 to CM0n0 to CM0n2 by INTCM0n3.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(4) PWM mode 2: Sawtooth wave modulation

[Setting procedure]

- (a) Set PWM mode 2 (sawtooth wave) using the MOD01 and MOD00 bits of the TMC0n register. Also set the active level of the TO0n0 to TO0n5 pins using the ALVTO bit of the TOMRn register.
- (b) Set the count clock of TM0n using the PRM02 to PRM00 bits of the TMC0n register. The transfer operation from BFCMn3 to CM0n3 is set using the BFTE3 bit, and the transfer operation from BFCMn0 to BFCMn2, BFCMn4, and BFCMn5 to CM0n0 to CM0n2, CM0n4, and CM0n5 is set using the BFTEN bit.
- (c) Set the initial values.
 - (i) Specify the interrupt culling ratio using the CUL02 to CUL00 bits of the TMC0n register.
 - (ii) Set the cycle width of the PWM cycle in BFCMn3.
 - PWM cycle = (BFCMn3 value + 1) × TM0n count clock (The TM0n count clock is set by the TMC0n register.)
 - (iii) Set the dead-time width in DTRRn.
 - Dead-time width = (DTRRn + 1)/fcLk fcLk: Base clock
 - (iv) Set the set/reset timing of the F/F used in the PWM cycle in BFCM0n0 to BFCM0n2.
- (d) Clear (0) the TM0CEDn bit of the TMC0n register to enable dead-time timer operation. Set TM0CEDn =
 1 when not using dead time.
- (e) Setting (1) the TM0CEn bit of the TMC0n register starts TM0n counting, and a 6-channel PWM signal is output from pins TO0n0 to TO0n5.

Caution Setting CM0n3 to 0000H is prohibited.

[Operation]

In PWM mode 2, TM0n performs up count operation, and when it matches the value of CM0n3, match interrupt INTCM0n3 is generated and TM0n is cleared (n = 0, 1).

The PWM cycle in this mode is ((BFCMn3 value + 1) \times TM0n count clock). Note that the next PWM cycle width is set to BFCMn3.

The data of BFCMn3 is automatically transferred by hardware to CM0n3 upon generation of the INTCM0n3 interrupt. Furthermore, calculation is performed by software processing started by INTCM0n3, and the data for the next cycle is set to BFCMn3.

Data setting to CM0n0 to CM0n2, which control the PWM duty, is explained next.

Setting of data to CM0n0 to CM0n2 consists of setting the duty output from BFCMn0 to BFCMn2.

The values of BFCMn0 to BFCMn2 are automatically transferred by hardware to CM0n0 to CM0n2 upon generation of the INTCM0n3 interrupt. Furthermore, software processing is started up and calculation performed, and reset timing of the F/F for the next cycle is set to BFCMn0 to BFCMn2.

The PWM cycle and the PWM duty are set in the above procedure.

The F/F set/reset conditions upon match of CM0n0 to CM0n2 are as follows.

- Set: TM0n and CM0n3 match detection and rising edge of TM0CEn bit of TMC0n register
- Reset: TM0n and CM0n0 to CM0n2 match detection

The values of DTRRn are transferred to the corresponding dead-time timers (DTMn0 to DTMn2) in synchronization with the set/reset timing of the F/F, and down counting is started. DTMn0 to DTMn2 count down to 000H, and stop when they count down further to FFFH.

DTMn0 to DTMn2 can automatically generate a width at which the active levels of the positive phase (TO0n0, TO0n2, TO0n4) and negative phase (TO0n1, TO0n3, TO0n5) do not overlap (dead time).

In this way, software processing is started by an interrupt (INTCM0n3) that occurs once during every PWM cycle after initial setting has been performed, and by setting the PWM cycle and PWM duty to be used in the next cycle, it is possible to automatically output a PWM waveform to pins TO0n0 to TO0n5 taking into consideration the dead-time width (in the case of an interrupt culling ratio of 1/1).

[Output waveform width with respect to set value]

- PWM cycle = (BFCMn3 + 1) × TTMOn
- Dead time width TDnm = (DTRRn + 1)/fcLK
- Active width of positive phase (TO0n0, TO0n2, TO0n4 pins) = $(CM0nX + 1) \times T_{TM0n} - T_{Dnm}$
- Active width of negative phase (TO0n1, TO0n3, TO0n5 pins)
 - = $(CM0n3 CM0nX) \times T_{TM0n} T_{Dnm}$

fclk:	Base clock
TTM0n:	TM0n count clock
CM0nX:	Set value of CM0n0 to CM0n2

The pin level when the TO0n0 to TO0n5 pins are reset is the high impedance state. When the control mode is selected thereafter, the following levels are output until the TM0n is started.

• TO0n0, TO0n2, TO0n4	When active low \rightarrow High level
	When active high \rightarrow Low level
• TO0n1, TO0n3, TO0n5	When active low \rightarrow Low level
	When active high \rightarrow High level

The active level is set with the ALVTO bit of the TOMRn register. The default is active low.

Caution If a value such that the positive phase or negative phase active width is "0" or a negative value is set in the above formula, the TO0n0 to TO0n5 pins output a waveform fixed to the inactive level waveform with active width "0".

Remarks. 1 m = 0 to 2

n = 0, 1

2. The interrupt request signal occurrence conditions of INTCM010 to INTCM012, INTCM0n4, and INTCM0n5 are shown below.

Setting Condition	INTCM010 to INTCM012, INTCM0n4, INTCM0n5 Signal Occurrence Status
CM010 to CM012, CM0n4, CM0n5 \leq CM0n3	Occurs
CM010 to CM012, CM0n4, CM0n5 = 0000H	Occurs
CM010 to CM012, CM0n4, CM0n5 > CM0n3	Does not occur




Figure 9-30. Operation Timing in PWM Mode 2 (Sawtooth Wave) (1/2)



- **3.** x = 0 to 2
- 4. t: Dead time = (DTRRn + 1)/fclk (fclk: Base clock)
- 5. The above figure shows an active-high case.
- **6.** INTCM01x is generated on a match between TM01 and CM01x (a and b in the above figure). INTCM00x is not generated.




Figure 9-30. Operation Timing in PWM Mode 2 (Sawtooth Wave) (2/2)

Figure 9-31 shows the overall operation image.




Figure 9-31. Overall Operation Image of PWM Mode 2 (Sawtooth Wave)

Since the F/F is set at the rising edge of the TM0CEn bit of the TMC0n register in the first cycle, the PWM signal can be output.

(a) When BFCMnx > CM0n3 is set

 \star







Figure 9-32. Operation Timing in PWM Mode 2 (Sawtooth Wave, BFCMnx > CM0n3) (2/2)



When a value greater than CM0n3 is set to BFCMn0 to BFCMn2, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a high level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a low level. Since TM0n and CM0n0 to CM0n2 match does not occur, the F/F is not reset. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

Figure 9-33 shows the change timing from the 100% duty state.

User's Manual U15195EJ3V0UD

★





Figure 9-33. Change Timing from 100% Duty State (PWM Mode 2) (1/2)

٠

Figure 9-33. Change Timing from 100% Duty State (PWM Mode 2) (2/2)




The timing at which the F/F is reset is upon occurrence of a match with CM0n0 to CM0n2 as usual.

(b) When BFCMnx = CM0n3 is set

★










Figure 9-34. Operation Timing in PWM Mode 2 (Sawtooth Wave, BFCMnx = CM0n3) (2/2)


If match signal INTCM0n3 for TM0n and CM0n3 and the match signal for TM0n and CM0n0 to CM0n2 conflict, reset of the F/F takes precedence, so that the F/F is not set following a match of CM0n0 to CM0n2 (= CM0n3) and TM0n.

(c) When BFCMnx = 0000H is set

×








If CM0n0 to CM0n2 = 0000H has been set, the output waveform resulting from the TM0n count clock rate and the DTRRn set value differ.

Figure 9-35. Operation Timing in PWM Mode 2 (Sawtooth Wave, BFCMnx = 0000H) (2/2)

9.1.7 Operation timing

(1) TM0CEn bit write and TM0n timer operation timing

Figure 9-36 shows the timing from when the TM0CEn bit of the TMC0n register is written until the TM0n timer starts operating.




folk	
TM0CEn bit write timing	Register write timing
TM0n	оооон X0001HX0002HX0003HX0004HX0005HX0006HX0007HX
Caution The op	eration of TM0n starts 2fcLK after the register write timing.
Remark fclk: Ba	ase clock

(2) Interrupt generation timing

The interrupt generation timing at the TM0n count clock settings (PRM02 to PRM00 bits of the TMC0n register) in the various modes is described below.

Figure 9-37. Interrupt Generation Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave)



	(a) When count clock = fc∟ĸ
CM0nx	0002H
TM0n	X0001HX0002HX0000HX0001HX0002HX0000HX0001HX0002HX0000HX0001HX0002HX0000HX0001HX0002HX0000HX0001HX0002HX0000HX0001HX0002HX
fclĸ	
INTCM0nx	
	(b) When count clock = fclk/4
CM0nx	0002H
TM0n	оооон Х ооо1н Х ооо2н Х оооон Х ооо1н Х
fc∟ĸ	
INTCM0nx	
2.	INTCM0nx is generated at the next fcLk after detection of a TM0n and CM0nx match. INTCM0nx is generated at the next fcLk after detection of a TM0n and CM0nx match even if the count clock is 1/2, 1/8, 1/16, or 1/32.
Remarks 1.	
	Where $n = 0$: $x = 3$ to 5
	Where n = 1: x = 0 to 5 fc∟κ: Base clock


Figure 9-38. Interrupt Generation Timing in PWM Mode 2 (Sawtooth Wave)


(3) Relationship between interrupt generation and STINTn bit of TMC0n register

The interrupt generation timing for the setting of the STINTn bit of the TMC0n register and the interrupt culling ratio setting (bits CUL02 to CUL00) in the various modes is described below.


If, to realize the INTTMOn and INTCMOn3 interrupt culling function for TMOn, bits CUL02 to CUL00 of the TMCOn register are set for a culling ratio other than 1/1, and count operation is started, the interrupt output order differs according to the setting of the STINTn bit when counting starts.


Figure 9-39. Interrupt Generation Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave): In Case of Interrupt Culling Ratio of 1/1






	(a) When STINTn bit = 0								
TM0CEn bit									
CM0n3	0004H								
TM0n	0000H 20001H 2002H 2003H 20004H 2003H 2002H 20001H 2000H 20001H 2002H 2003H 20004H 2003H 2002H 20001H 2000H 2001H 2002H 2003H								
fclk									
INTCM0n3									
INTTM0n									
TM0CEn bit	(b) When STINTn bit = 1								
CM0n3	 								
TM0n	0000H 20001H 20002H 20003H 20003H 20002H 20001H 20000H 20001H 20002H 20003H 20004H 20003H 20002H 20001H 20000H 20001H 20002H 20003H								
fclk									
INTCM0n3									
INTTMOn									
Remarks 1. r 2. f	n = 0, 1 clk: Base clock								







(a) When STINTn bit = 0								
TM0CEn bit								
CM0n3	0004H							
TM0n	0000H 20001H20002H20003H20000H20001H20002H20003H20004H20000H20001H20002H20003H20004H20000H20001H20002H20003H							
fclĸ								
INTCM0n3								
	(b) When STINTn bit = 1							
TM0CEn bit								
CM0n3	0004H							
TM0n	0000H 20001H20002H20003H20004H20000H20001H20002H20003H20004H20000H20001H20002H20003H20004H20000H20001H20002H20003H							
fc⊥к								
INTCM0n3								
	Remarks 1. n = 0, 1 2. fclk: Base clock							

(4) TO0n0 to TO0n5 output timing




Figure 9-43. TO0n0 to TO0n5 Output Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave)




Figure 9-44. TO0n0 to TO0n5 Output Timing in PWM Mode 2 (Sawtooth Wave)

9.2 Timer 1

9.2.1 Features (timer 1)

Timer 10 (TM10) is a 16-bit up/down counter that performs the following operations.

- General-purpose timer mode Free-running timer
 PWM output
- Up/down counter mode
 UDC mode A
 UDC mode B

9.2.2 Function overview (timer 1)

- 16-bit 2-phase encoder input up/down counter & general-purpose timer (TM10)
- Compare registers: 2
- Capture/compare registers: 2
- Interrupt request sources
 - Capture/compare match interrupt: 2 types
 - Compare match interrupt request: 2 types
- Capture request signal: 2 types
 - The TM10 value can be latched using the valid edge of the INTP100 and INTP101 pins corresponding to the capture/compare register as the capture trigger.
- Count clock selectable through division by prescaler (set the frequency of the count clock to 10 MHz or less)
- Base clock (fclk): 1 type (set fclk to 20 MHz or less) fxx/2
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

Division Ratio	Base Clock (fclk)
1/2	fxx/4
1/4	fxx/8
1/8	fxx/16
1/16	fxx/32
1/32	fxx/64
1/64	fxx/128
1/128	fxx/256

• 2-phase encoder input

The 2-phase external encoder signal is used as the count clock of the timer counter via the external clock input pins (TIUD10, TCUD10). The counter mode can be selected from among the four following modes.

- Mode 1: Counts the input pulses of the count pulse input pin (TIUD10).
 - Up/down is specified by the level of the other input pin (TCUD10).
- Mode 2: Counts up/down using the respective input pulses of the up count pulse input pin and down count pulse input pin.
- Mode 3: Counts up/down using the phase relationship of the pulses input to the 2 pins.
- Mode 4: Counts up/down using the phase relationship of the pulses input to the 2 pins. Counting is done using the respective rising edges and the falling edges of the pulses.
- PWM output function

In the general-purpose timer mode, 16-bit resolution PWM can be output from the TO10 pin.

• Timer clear

The following timer clear operations are performed according to the mode that is used.

- (a) General-purpose timer mode: Timer clear operation is possible upon occurrence of match with CM100 set value.
- (b) Up/down counter mode: The timer clear operation can be selected from among the following four conditions.
 - (i) Timer clear performed upon occurrence of match with CM100 set value during TM10 up count operation, and timer clear performed upon occurrence of match with CM101 set value during TM10 down count operation.
 - (ii) Timer clear performed only by external input.
 - (iii) Timer clear performed upon occurrence of match between TM10 count value and CM100 set value.
 - (iv) Timer clear performed upon occurrence of external input and match between TM10 count value and CM100 set value.
- External pulse output (TO10): 1

Remark fxx: Internal system clock

9.2.3 Basic configuration

The basic configuration is shown below.


Timer	Count Clock	Register	Read/Write	Generated Interrupt Signal	Capture Trigger	
Timer 1	fxx/4,	TM10	Read/write	-	—	
	fxx/8, fxx/16, fxx/32, fxx/64,	CM100	Read/write	INTCM100	_	
		,	CM101	Read/write	INTCM101	_
		CC100	Read/write	INTCC100	INTP100	
	fxx/128, fxx/256	CC101	Read/write	INTCC101	INTP100 or INTP101	

Table 9-5. Timer 1 Configuration List

Remark fxx: Internal system clock

Figure 9-45 shows the block diagram of timer 1.





Remarks 1. fxx: Internal system clock

2. fclk: Base clock (20 MHz (MAX.))

(1) Timer 10 (TM10)

TM10 is a 2-phase encoder input up/down counter and general-purpose timer. It can be read/written in 16-bit units.

- Cautions 1. Writing to TM10 is enabled only when the TM1CE0 bit of the TMC10 register is 0 (count operation disabled).
 - 2. It is prohibited to set the CMD bit (general-purpose timer mode) and the MSEL bit (UDC mode B) of the TUM0 register to 0 and 1, respectively.
 - 3. Continuous reading of TM10 is prohibited. If TM10 is continuously read, the second read value may differ from the actual value. If TM10 must be read twice, be sure to read another register between the first and the second read operation.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
TM10																	FFFF5E0H	0000H

TM10 start and stop is controlled by the TM1CE0 bit of timer control register 10 (TMC10). The TM10 operation consists of the following two modes.

(a) General-purpose timer mode

In the general-purpose timer mode, TM10 operates as a 16-bit interval timer, free-running timer, or PWM output.

Counting is performed based on the clock selected by software.

Division by the prescaler can be selected for the count clock from among fcLk/2, fcLk/4, fcLk/8, fcLk/16, fcLk/32, fcLk/64, or fcLk/128 using the PRM12 to PRM10 bits of prescaler mode register 10 (PRM10). (fcLk: base clock, refer to **9.2.4 (1) Timer 1/timer 2 clock selection register (PRM02)**).

(b) Up/down counter mode (UDC mode)

In the UDC mode, TM10 functions as a 16-bit up/down counter that performs counting based on the TCUD10 and TIUD10 input signals.

Two operation modes can be set by the MSEL bit of the TUM0 register for this mode.

(i) UDC mode A (when CMD bit = 1, MSEL bit = 0)

TM10 can be cleared by setting the CLR1 and CLR0 bits of the TMC10 register.

(ii) UDC mode B (when CMD bit = 1, MSEL bit = 1)

TM10 is cleared upon a match with CM100 during a TM10 up count operation. TM10 is cleared upon a match with CM101 during a TM10 down count operation.

When the TM1CE0 bit of the TMC10 register is 1, TM10 counts up when the operation mode is the generalpurpose mode, and counts up/down when the operation mode is the UDC mode.

The conditions for clearing TM10 are as follows, depending on the operation mode.

Operation Mode	TUM0 I	Register	TMC10 Register		ster	TM10 Clear
	CMD Bit	MSEL Bit	ENMD Bit	CLR1 Bit	CLR0 Bit	
General-purpose	0	0	0	×	×	Clearing not performed
timer mode			1	×	×	Cleared upon match with CM100 set value
UDC mode A	1	0	×	0	0	Cleared only by TCLR10 input
			×	0	1	Cleared upon match with CM100 set value during up count operation
			×	1	0	Cleared by TCLR10 input or upon match with CM100 set value during up count operation
			×	1	1	Clearing not performed
UDC mode B	1	1	×	×	×	Cleared upon match with CM100 set value during up count operation or upon match with CM101 set value during down count operation
Other than the abov	e			Setting prohibited		

Table 9-6. Timer 1 (TM10) Clear Conditions

Remark \times : Indicates that the set value of that bit is ignored.

(2) Compare register 100 (CM100)

CM100 is a 16-bit register that always compares its value with the value of TM10. When the value of a compare register matches the value of TM10, an interrupt signal is generated. The interrupt generation timing in the various modes is described below.

- In the general-purpose timer mode (CMD bit of TUM0 register = 0) and UDC mode A (MSEL bit of TUM0 register = 0), an interrupt signal (INTCM100) is always generated upon occurrence of a match.
- In UDC mode B (MSEL bit of TUM0 register = 1), an interrupt signal (INTCM100) is generated only upon occurrence of a match during a down count operation.

CM100 can be read/written in 16-bit units.

Caution When the TM1CE0 bit of the TMC10 register is 1, it is prohibited to overwrite the value of the CM100 register.

15 14	10	12 I	1 10	9	8	7	6	5	4	3	2	1	0	Address	After reset
CM100														FFFF5E2H	0000H

(3) Compare register 101 (CM101)

CM101 is a 16-bit register that always compares its value with the value of TM10. When the value of the compare register matches the value of TM10, an interrupt signal is generated. The interrupt generation timing in the various modes is described below.

- In the general-purpose timer mode (CMD bit of TUM0 register = 0) and UDC mode A (MSEL bit of TUM0 register = 0), an interrupt signal (INTCM101) is always generated upon occurrence of a match.
- In UDC mode B (MSEL bit of TUM0 register = 1), an interrupt signal (INTCM101) is generated only upon occurrence of a match during a down count operation.

CM101 can be read/written in 16-bit units.

Caution When the TM1CE0 bit of the TMC10 register is "1", it is prohibited to overwrite the value of the CM101 register.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
CM101																	FFFF5E4H	0000H

(4) Capture/compare register 100 (CC100)

CC100 is a 16-bit register. It can be specified as a capture register or as a compare register using capture/compare control register 0 (CCR0). CC100 can be read/written in 16-bit units.

- Cautions 1. When used as a capture register (CMS0 bit of CCR0 register = 0), write access from the CPU is prohibited.
 - 2. When used as a compare register (CMS0 bit of CCR0 register = 1) and the TM1CE0 bit of the TMC10 register is 1, overwriting the CC100 register values is prohibited.
 - 3. When the TM1CE0 bit of the TMC10 register is 0, the capture trigger is disabled.
 - 4. When the operation mode is changed from capture register to compare register, set a new compare value.
 - 5. Continuous reading of CC100 is prohibited. If CC100 is continuously read, the second read value may differ from the actual value. If CC100 must be read twice, be sure to read another register between the first and the second read operation.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
CC100																	FFFF5E6H	0000H

(a) When set as a capture register

When CC100 is set as a capture register, the valid edge of the corresponding external interrupt INTP100 signal is detected as the capture trigger. TM10 latches the count value in synchronization with the capture trigger (capture operation). The latched value is held in the capture register until the next capture operation.

The valid edge of external interrupts (rising edge, falling edge, both edges) is selected by signal edge selection register 10 (SESA10).

When the CC100 register is specified as a capture register, interrupts are generated upon detection of the valid edge of the INTP100 signal.

(b) When set as a compare register

When CC100 is set as a compare register, it always compares its own value with the value of TM10. If the value of CC100 matches the value of the TM10, CC100 generates an interrupt signal (INTCC100).

(5) Capture/compare register 101 (CC101)

CC101 is a 16-bit register. It can be specified as a capture register or as a compare register using capture/compare control register 0 (CCR0). CC101 can be read/written in 16-bit units.

- Cautions 1. When used as a capture register (CMS1 bit of CCR0 register = 0), write access from the CPU is prohibited.
 - 2. When used as a compare register (CMS1 bit of CCR0 register = 1) and the TM1CE0 bit of the TMC10 register is 1, overwriting the CC101 register values is prohibited.
 - 3. When the TM1CE0 bit of the TMC10 register is 0, the capture trigger is disabled.
 - 4. When the operation mode is changed from capture register to compare register, newly set a compare value.
 - 5. Continuous reading of CC101 is prohibited. If CC101 is continuously read, the second read value may differ from the actual value. If CC101 must be read twice, be sure to read another register between the first and the second read operation.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
CC101																	FFFF5E8H	0000H

(a) When set as a capture register

When CC101 is set as a capture register, the valid edge of either corresponding external interrupt signal INTP100 or INTP101 is selected with the selector, and the valid edge of the selected external interrupt signal is detected as the capture trigger. TM10 latches the count value in synchronization with the capture trigger (capture operation). The latched value is held in the capture register until the next capture operation.

The valid edge of external interrupts (rising edge, falling edge, both edges) is selected by signal edge selection register 10 (SESA10).

When the CC101 register is specified as a capture register, interrupts are generated upon detection of the valid edge of either the INTP100 or INTP101 signal.

(b) When set as a compare register

When CC101 is set as a compare register, it always compares its own value with the value of TM10. If the value of CC101 matches the value of the TM10, CC101 generates an interrupt signal (INTCC101).

9.2.4 Control registers

(1) Timer 1/timer 2 clock selection register (PRM02)

The PRM02 register is used to select the base clock (f_{CLK}) of timer 1 and timer 2. This register can be read/written in 8-bit or 1-bit units.

Cautions 1. Always set 01H to this register before using the timers 1 and 2. Setting to other than 01H is prohibited.

2. Set fclk to 20 MHz or less.

reset	Address	5	6	7	-							
Н	FFFF5D8H	0	0	0	PRM02							
	Bit name Function											
		Sper 1:	PRM2		0							
		Spe			Bit pos 0							

(2) Timer unit mode register 0 (TUM0)

The TUM0 register is an 8-bit register used to specify the TM10 operation mode or to control the operation of the PWM output pin.

TUM0 can be read/written in 8-bit or 1-bit units.

Cautions 1. Changing the value of the TUM0 register during TM10 operation (TM1CE0 bit of TMC10 register = 1) is prohibited.

2. When the CMD bit = 0 (general-purpose timer mode), setting MSEL = 1 (UDC mode B) is prohibited.

-	7	6	5	4	3	2	1	0	Address	After reset
тимо	CMD	0	0	0	TOE10	ALVT10	0	MSEL	FFFF5EBH	00H
Bit po	sition	Bit nar	ne				Funct	ion		
7	7	CMD		0: Gene	TM10 operat eral-purpose mode (up/c	timer mode	(up cour	it)		
3	3	TOE10		0: Time	r output disa r output ena When CMI regardless	abled D bit = 1 (UD s of the setti	C mode)	e TOE10 bit	out is not perfo . At this time, t e level set by tl	timer output
2	2	ALVT10		0: Activ	active level o e level is hig e level is lov		ut (TO10)			
				Caution	regardless	of the setti	ng of the	TOE10 bit	out is not perfo . At this time, t e level set by tl	timer output
C)	MSEL		0: UDC TM1/ 1: UDC TM1/ • U/ • U/ Whe	mode A 0 can be cle mode B 0 is cleared bon match v	in the followi vith CM100 c vith CM101 c e B is set, th	ng the Cl ng cases luring TN luring TN	LR1, CLR0 I10 up coun I10 down co	bits of the TMC1 t operation unt operation CLR0 bits of the	-

(3) Timer control register 10 (TMC10)

The TMC10 register is used to enable/disable TM10 operation and to set transfer and timer clear operations. TMC10 can be read/written in 8-bit or 1-bit units.

Caution Changing the values of the TMC10 register bits other than the TM1CE0 bit during TM10 operation (TM1CE0 = 1) is prohibited.

	7	<6>	5	4	3	2	1	0	Address	After reset
TMC10	0	TM1CE0	0	0	RLEN	ENMD	CLR1	CLR0	FFFF5ECH	00H
Bit posi	tion	Bit name	_				Functio	n		
6		TM1CE0	-	Enables/dis	ables TM1() operation	1 dilotic			
0		IMITOLO				ation disabl	ed			
					•	ation enable				
3		RLEN		Enables/dis	ables trans	fer from CN	1100 to TM	10.		
l					er disabled					
				1: Transf	er enabled					
				• • •						
				Cautions 1		LEN = 1, th currence o			0 is transferred	to TM10
					•				r = 0 (general-p	urnose
				-				-	mes invalid.	uipose
				3	. The RLE	EN bit is va	lid only in	UDC mod	e A (TUM0 regi	ster's CMD
							,	• •	urpose timer m	•
									1, MSEL bit =1) LEN bit is set (1	
2		ENMD		Enables/dis	•	•			mer mode (CME	
-				register = 0)			in general	paipeee a		
				0: Clear	disabled (fr	ee-running	mode)			
					•	erformed ev	en when Tl	M10 and C	M100 values ma	atch.
				1: Clear						
				Clearii	ng is pertor	med when '	IM10 and	CM100 valı	ues match.	
				Caution \	When the C	CMD bit of	the TUM0	register =	1 (UDC mode),	the ENMD

(2/2)

Bit position	Bit name			Function
1, 0	CLR1, CLR0	Controls TM	110 clear c	operation in UDC mode A.
		CLR1	CLR0	Specifies TM10 clear source
		0	0	Cleared only by external input (TCLR10)
		0	1	Cleared upon match of TM10 count value and CM100 set value
		1	0	Cleared by TCLR10 input or upon match of TM10 count value and CM100 set value
		1	1	Not cleared
			is valid cleared	ng by match of the TM10 count value and CM100 set value I only during a TM10 up count operation (TM10 is not I during a TM10 down count operation).
		2		the CMD bit of the TUM0 register = 0 (general-purpose node), the CLR1 and CLR0 bit settings are invalid.
		;		the MSEL bit of the TUM0 register = 1 (UDC mode B), the and CLR0 bit settings are invalid.
				clearing by TCLR10 has been enabled by bits CLR1 and clearing is performed whether the value of the TM1CE0 bi

(4) Capture/compare control register 0 (CCR0)

The CCR0 register specifies the operation mode of the capture/compare registers (CC100, CC101). CCR0 can be read/written in 8-bit or 1-bit units.

Caution Overwriting the CCR0 register during TM10 operation (TM1CE0 bit = 1) is prohibited.

_	7	6	5	4	3	2	1	0	Address	After reset
CCR0	0	0	0	0	0	0	CMS1	CMS0	FFFF5EAH	00H
									-	
Bit position Bit name Function										
1	1 CMS1 Specifies operation mode of CC101. 0: Capture register 1: Compare register									
C)	CMS0		Specifies op 0: Captur 1: Compa			100.			

(5) Signal edge selection register 10 (SESA10)

The SESA10 register is used to specify the valid edge of external interrupt requests from external pins (INTP100, INTP101, TIUD10, TCUD10, TCLR10).

The valid edge (rising edge, falling edge, or both edges) can be specified independently for each pin. SESA10 can be read/written in 8-bit or 1-bit units.

- Cautions 1. Changing the values of the SESA10 register bits during TM10 operation (TM1CE0 = 1) is prohibited.
 - 2. Be sure to set (to 1) the TM1CE0 bit of timer control register 10 (TMC10) even when timer 1 is not used and the TCUD10/INTP100 and TCLR10/INTP101 pins are used as INTP100 and INTP101.

(1/0)

	7	6	5	4	3	2	1	0	Address	After reset
SESA10	TESUDO	1 TESUD00	CESUD0	1 CESUD00	IES1011	IES1010	IES1001	IES1000	FFFFF5EDH	00H
	TIUD1	0, TCUD10	TC	LR10	INTE	P101	INTE	P100		
Bit po	sition	Bit nam	е				Functio	'n		
7,	6	TESUD01, TESUD00	S	pecifies vali	d edge of p	oins TIUD1	0, TCUD10).		
				TESUD01	1 TESL	ID00		Valid	edge	
				0	0	Fa	lling edge			
				0	1	Ris	sing edge			
				1	0	Se	tting prohit	pited		
				1	1	Во	oth rising ar	nd falling ed	ges	
			c		in UDC n If mode 4 by the PI edge spe	node A and l is specifi RM12 to Pl cifications	d UDC mo ed as the RM10 bits	de B. operation r of the PRM IUD10 and	SUD00 bits are o node of TM10 (I10 register), th TCUD10 pins (I	specified ne valid

(2/2)

Bit position	Bit name			Function
5, 4	CESUD01,	Specifies valid e	dge of TCLR1	0 pin.
	CESUD00	CESUD01	CESUD00	Valid edge
		0	0	Falling edge
		0	1	Rising edge
		1	0	Low level
		1	1	High level
		as follows. 00: TM10 cle 01: TM10 cle 10: TM10 cle 11: TM10 cle Caution The	ared after dete ared after dete ared status he ared status he	D1 and CESUD00 and the TM10 operation are relate ection of rising edge of TCLR10 ection of falling edge of TCLR10 Id while TCLR10 input is low level Id while TCLR10 input is high level the CESUD01 and CESUD00 bits are valid only in
3, 2	2 IES1011, IES1010			(INTP101/INTP100) selected by the CSL0 bit of the
		IES1011	IES1010	Valid edge
		0	0	Falling edge
		0	1	Rising edge
		1	0	Setting prohibited
		1	1	Both rising and falling edges
	1501001	Specifies valid e	dae of INTP1	00 pin.
1.0	1 IES1001.			
1, 0	IES1001, IES1000		IES1000	
1, 0	,	IES1001	IES1000	Valid edge
1, 0	,	IES1001 0	0	Valid edge Falling edge
1, 0	,	IES1001		Valid edge

(6) Prescaler mode register 10 (PRM10)

The PRM10 register is used to perform the following selections.

- Selection of count clock in general-purpose timer mode (CMD bit of TUM0 register = 0)
- Selection of count operation mode in UDC mode (CMD = 1)

PRM10 can be read/written in 8-bit or 1-bit units.

- Cautions 1. Overwriting the PRM10 register during TM10 operation (TM1CE0 bit = 1) is prohibited.
 - 2. When the CMD bit of the TUM0 register = 1 (UDC mode), setting the values of the PRM12 to PRM10 to 000, 001, 010, and 011 bits is prohibited.
 - 3. When TM10 is in mode 4, specification of the valid edge for the TIUD10 and TCUD10 pins is valid.

	7	6	5	4	3	2	1	0	Addres	s After reset	
PRM10	0	0	0	0	0	PRM12	PRM11	PRM10	FFFFF5E	EH 07H	
Bit pos	ition	Bit nam	ne				Functio	n			
2 to	2 to 0	PRM12 to PRM10		Specifies the internal cloc						ck rate when the)) input.	
				PRM12	PRM11	PRM10	CMD = 0		CMD = 1 Count clock Up/down		
							Count cloc	k Cour	nt clock	Jp/down count	
				0	0	0	Setting prohibited		Setting prohibited (Mode 4) (At this time, SESA10 register is		
				0	0	1	fс∟к/2	enable	ed.)		
				0	1	0	fс∟к/4				
				0	1	1	fс∟к/8				
				1	0	0	fclк/16	TIUD	10	Mode 1	
				1	0	1	fclк/32			Mode 2	
				1	1	0	fclк/64			Mode 3	
				1	1	1	fclк/128			Mode 4	
				Remark	fclk: Base	clock					

(a) In general-purpose timer mode (CMD bit of TUM0 register = 0)

The count clock is fixed to the internal clock. The clock rate of TM10 is specified by bits PRM12 to PRM10.

(b) UDC mode (CMD bit of TUM0 register = 1)

The TM10 count triggers in the UDC mode are as follows.

Operation Mode	TM10 Operation
Mode 1	Down count when TCUD10 = high level Up count when TCUD10 = low level
Mode 2	Up count upon detection of valid edge of TIUD10 input Down count upon detection of valid edge of TCUD10 input
Mode 3	Automatic judgment with TCUD10 input level upon detection of valid edge of TIUD10 input
Mode 4	Automatic judgment upon detection of both edges of TIUD10 input and both edges of TCUD10 input

(7) Status register 0 (STATUS0)

The STATUS0 register indicates the operating status of TM10. STATUS0 is read-only in 8-bit or 1-bit units.

Caution Overwriting the STATUS0 register during TM10 operation (TM1CE0 bit = 1) is prohibited.

	7	6	5	4	3	<2>	<1>	<0>	Address	After reset
STATUS0	0	0	0	0	0	TM1UDF0	TM10VF0	TM1UBD0	FFFFF5EFH	00H
r										
Bit pos	ition	Bit name					Functio	on		
2		TM1UDF0		 TM10 underflow flag 0: No TM10 count underflow 1: TM10 count underflow Caution The TM1UDF0 bit is cleared (to 0) upon completion of a read access to the STATUS0 register from the CPU.						
1		TM1OVF0		TM10 overflow flag 0: No TM10 count overflow 1: TM10 count overflow						
						VF0 bit is cl TUS0 regist	•	<i>,</i> .	pletion of a re	ead access
0		TM1UBD0	IUBD0 Indicates the operating status of TM10 up/down count. 0: TM10 up count in progress 1: TM10 down count in progress							
				 Caution The state of the TM1UBD0 bit differs according to the mode follows. The TM1UBD0 bit is fixed to 0 by hardware when the CMD bit the TUM0 register = 0 (general-purpose timer mode). The TM1UBD0 bit indicates the TM10 up/down count status when the CMD bit of the TUM0 register = 1 (UDC mode). 						

(8) CC101 capture input selection register (CSL10)

The CSL10 register specifies the capture input that is input by TM10. CSL10 can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset
CSL10	0	0	0	0	0	0	0	CSL0	FFFFF5F6H	00H
		1								
Bit po	sition	Bit nam	e				Functio	on		
()	CSL0	-	Specifies capture input to CC101. 0: INTP101 1: INTP100						

9.2.5 Operation

(1) Basic operation

The following two operation modes can be selected for TM10.

(a) General-purpose timer mode (CMD bit of TUM0 register = 0)

In the general-purpose timer mode, TM10 operates either as a 16-bit interval timer or as a PWM output timer (the count operation is up count only).

The base clock (f_{CLK}) to TM10 is selected by the timer 1/timer 2 clock selection register (PRM02), and the count clock is selected by the prescaler mode register (PRM10) (n = 0, 1).

(b) Up/down counter mode (UDC mode) (CMD bit of TUM0 register = 1)

In the UDC mode, TM10 operates as a 16-bit up/down counter.

The external clock input (TIUD10, TCUD10 pins) by PRM10 register setting is used as the TM10 count clock.

The UDC mode is further divided into two modes according to the TM10 clear conditions.

UDC mode A (TUM0 register's CMD bit = 1, MSEL bit = 0)

The TM10 clear source can be selected as only external clear input (TCLR10), a match signal between the TM10 count value and the CM100 set value during up count operation, or the logical sum (OR) of the two signals, using bits CLR1 and CLR0 of the TMC10 register. TM10 can transfer the value of CM100 upon occurrence of a TM10 underflow.

• UDC mode B (TUM0 register's CMD bit = 1, MSEL bit = 1)

The status of TM10 after a match of the TM10 count value and CM100 set value is as follows.

- <1> In the case of an up count operation, TM10 is cleared (0000H), and the INTCM100 interrupt is generated.
- <2> In the case of a down count operation, the TM10 count value is decremented (-1).

The status of TM10 after a match of the TM10 count value and CM101 set value is as follows.

- <1> In the case of an up count operation, the TM10 count value is incremented (+1).
- <2> In the case of a down count operation, TM10 is cleared (0000H), and the INTCM101 interrupt is generated.

(2) Operation in general-purpose timer mode

TM10 can perform the following operations in the general-purpose timer mode.

(a) Interval operation

TM10 and CM100 always compare their values and the INTCM100 interrupt is generated upon occurrence of a match.

TM10 is cleared (0000H) at the count clock following the match.

Furthermore, when one more count clock is input, TM10 counts up to 0001H. The interval time can be calculated with the following formula.

Interval time = $(CM100 \text{ value } + 1) \times TM10 \text{ count clock rate}$

Caution Interval operation can be achieved by setting the ENMD bit of the TMC10 register to 1.

(b) Free-running operation

TM10 performs a full count operation from 0000H to FFFFH, and after the TM10VF0 bit of the STATUS0 register is set (to 1), TM10 is cleared and resumes counting. The free-running cycle can be calculated by the following formula.

Free-running cycle = $65,536 \times TM10$ count clock rate

Caution The free-running operation can be achieved by setting the ENMD bit of the TMC10 register to 0.

(c) Compare function

TM10 connects two compare register (CM100, CM101) channels and two capture/compare register (CC100, CC101) channels.

When the TM10 count value and the set value of one of the compare registers match, a match interrupt (INTCM100, INTCM101, INTCC100^{Note}, INTCC101^{Note}) is output.

Particularly in the case of interval operation, TM10 is cleared upon generation of the INTCM100 interrupt.

Note This match interrupt is generated when CC100 and CC101 are set to the compare register mode.

(d) Capture function

TM10 connects two capture/compare register (CC100, CC101) channels.

When CC100 and CC101 are set to the capture register mode, the value of TM10 is captured in synchronization with the corresponding capture trigger signal.

Furthermore, an interrupt request (INTCC100, INTCC101) is generated by the INTP100, INTP101 input signals.

Table 9-7.	Capture	Trigger	Signal	(TM10) to	o 16-Bit	Capture Register
------------	---------	---------	--------	-----------	----------	------------------

Capture Register	Capture Trigger Signal				
CC100	INTP100				
CC101	INTP100 or INTP101				

Remark CC100 and CC101 are capture/compare registers. Which of these registers is used is specified by capture/compare control register 0 (CCR0).

The valid edge of the capture trigger is specified by signal edge selection register 10 (SESA10). If both the rising edge and the falling edge are selected as the capture triggers, it is possible to measure the input pulse width externally. If a single edge is selected as the capture trigger, the input pulse cycle can be measured.

(e) PWM output operation

PWM output operation is performed from the TO10 pin by setting TM10 to the general-purpose timer mode (CMD bit = 0) using timer unit mode register 0 (TUM0).

The resolution is 16 bits, and the count clock can be selected from among seven internal clocks (fcLk/2, fcLk/4, fcLk/8, fcLk/16, fcLk/32, fcLk/64, fcLk/128).






Figure 9-46. TM10 Block Diagram (During PWM Output Operation)

(i) Description of operation

The CM100 register is a compare register used to set the PWM output cycle. When the value of this register matches the value of TM10, the INTCM100 interrupt is generated. The compare match is saved by hardware, and TM10 is cleared at the next count clock after the match.

The CM101 register is a compare register used to set the PWM output duty. Set the duty required for the PWM cycle.





(3) Operation in UDC mode

(a) Overview of operation in UDC mode

The count clock input to TM10 in the UDC mode (CMD bit of TUM0 register = 1) can only be externally input from the TIUD10 and TCUD10 pins. Up/down count judgment in the UDC mode is determined based on the phase difference of the TIUD10 and TCUD10 pin inputs according to the PRM10 register setting (there is a total of four choices).

PF	PRM10 Register		Operation	TM10 Operation
PRM12	PRM11	PRM10	Mode	
1	0	0	Mode 1	Down count when TCUD10 = high level Up count when TCUD10 = low level
1	0	1	Mode 2	Up count upon detection of valid edge of TIUD10 input Down count upon detection of valid edge of TCUD10 input
1	1	0	Mode 3	Automatic judgment in TCUD10 input level upon detection of valid edge of TIUD10 input
1	1	1	Mode 4	Automatic judgment upon detection of both edges of TIUD10 input and both edges of TCUD10 input

Table 9-8. List of Count Operations in UDC Mode

The UDC mode is further divided into two modes according to the TM10 clear conditions (a count operation is performed only with TIUD10 and TCUD10 input in both modes).

• UDC mode A (TUM0 register's CMD bit = 1, MSEL bit = 0)

The TM10 clear source can be selected as only external clear input (TCLR10), a match signal between the TM10 count value and the CM100 set value during up count operation, or the logical sum (OR) of the two signals, using bits CLR1 and CLR0 of the TMC10 register. TM10 can transfer the value of CM100 upon occurrence of a TM10 underflow.

• UDC mode B (TUM0 register's CMD bit = 1, MSEL bit = 1)

- The status of TM10 after a match of the TM10 count value and CM100 set value is as follows.
- <1> In the case of an up count operation, TM10 is cleared (0000H), and the INTCM100 interrupt is generated.
- <2> In the case of a down count operation, the TM10 count value is decremented (-1).

The status of TM10 after a match of the TM10 count value and CM101 set value is as follows.

- <1> In the case of an up count operation, the TM10 count value is incremented (+1).
- <2> In the case of a down count operation, TM10 is cleared (0000H), and the INTCM101 interrupt is generated.

(b) Up/down count operation in UDC mode

TM10 up/down count judgment in the UDC mode is determined based on the phase difference of the TIUD10 and TCUD10 pin inputs according to the PRM10 register setting.

(i) Mode 1 (PRM12 bit = 1, PRM11 bit = 0, PRM10 bit = 0)

In mode 1, the following count operations are performed based on the level of the TCUD10 pin upon detection of the valid edge of the TIUD10 pin.

- TM10 down count operation when TCUD10 pin = high level
- TM10 up count operation when TCUD10 pin = low level

Figure 9-48. Mode 1 (When Rising Edge Is Specified as Valid Edge of TIUD10 Pin)





Figure 9-49. Mode 1 (When Rising Edge Is Specified as Valid Edge of TIUD10 Pin): In Case of Simultaneous TCUD10, TCUD10 Pin Edge Timing




(ii) Mode 2 (PRM12 bit = 1, PRM11 bit = 0, PRM10 bit = 1)

The count conditions in mode 2 are as follows.

- TM10 up count upon detection of valid edge of TIUD10 pin
- TM10 down count upon detection of valid edge of TCUD10 pin

Caution If the count clock is simultaneously input to the TIUD10 pin and the TCUD10 pin, count operation is not performed and the immediately preceding value is held.

Figure 9-50. Mode 2 (When Rising Edge Is Specified as Valid Edge of TIUD10, TCUD10 Pins)




(iii) Mode 3 (PRM12 = 1, PRM11 = 1, PRM10 = 0)

In mode 3, when two signals 90 degrees out of phase are input to the TIUD10 and TCUD10 pins, the level of the TCUD10 pin is sampled at the input of the valid edge of the TIUD10 pin (Refer to **Figure 9-51**).

If the TCUD10 pin level sampled at the valid edge input to the TIUD10 pin is low, TM10 counts down when the valid edge is input to the TIUD10 pin.

If the TCUD10 pin level sampled at the valid edge input to the TIUD10 pin is high, TM10 counts up when the valid edge is input to the TIUD10 pin.

Figure 9-51. Mode 3 (When Rising Edge Is Specified as Valid Edge of TIUD10 pin)








Figure 9-52. Mode 3 (When Rising Edge Is Specified as Valid Edge of TIUD10 Pin): In Case of Simultaneous TIUD10, TCUD10 Pin Edge Timing

(iv) Mode 4 (PRM12 = 1, PRM11 = 1, PRM10 = 1)

In mode 4, when two signals out of phase are input to the TIUD10 and TCUD10 pins, up/down operation is automatically judged and counting is performed according to the timing shown in **Figure 9-53**.

In mode 4, counting is executed at both the rising and falling edges of the two signals input to the TIUD10 and TCUD10 pins. Therefore, TM10 counts four times per cycle of an input signal (×4 count).





input.

(c) Operation in UDC mode A

(i) Interval operation

The operations at the count clock following a match of the TM10 count value and the CM100 set value are as follows.

- In case of up count operation: TM10 is cleared (0000H) and the INTCM100 interrupt is generated.
- In case of down count operation: The TM10 count value is decremented (-1) and the INTCM100 interrupt is generated.


Remark The interval operation can be combined with the transfer operation.

(ii) Transfer operation

The operations at the next count clock after the count value of TM10 becomes 0000H during a TM10 count down operation are as follows.

- In case of down count operation: The data held in CM100 is transferred.
- In case of up count operation: The TM10 count value is incremented (+1).
- **Remarks** 1. Transfer enable/disable can be set using the RLEN bit of the TMC1 register.
 - 2. The transfer operation can be combined with the interval operation.

Figure 9-54. Example of TM10 Operation When Interval Operation and Transfer Operation Are Combined



(iii) Compare function

TM10 connects two compare register (CM100, CM101) channels and two capture/compare register (CC100, CC101) channels.

When the TM10 count value and the set value of one of the compare registers match, a match interrupt (INTCM100, INTCM101, INTCC100^{Note}, INTCC101^{Note}) is output.

Note This match interrupt is generated when CC100 and CC101 are set to the compare register mode.

(iv) Capture function

TM10 connects two capture/compare register (CC100, CC101) channels.

When CC100 and CC101 are set to the capture register mode, the value of TM10 is captured in synchronization with the corresponding capture trigger signal.

When TM10 is set to the capture register mode, a capture interrupt (INTCC100, INTCC101) is generated upon detection of the valid edge.

(d) Operation in UDC mode B

(i) Basic operation

The operations at the next count clock after the count value of TM10 and the CM100 set value match when TM10 is in UDC mode B are as follows.

- In case of up count operation: TM10 is cleared (0000H) and the INTCM100 interrupt is generated.
- In case of down count operation: The TM10 count value is decremented (-1).

The operations at the next count clock after the count value of TM10 and the CM101 set value match when TM10 is in UDC mode B are as follows.

- In case of up count operation: The TM10 count value is incremented (+1).
- In case of down count operation: TM10 is cleared (0000H) and the INTCM101 interrupt is generated.




Figure 9-55. Example of TM10 Operation in UDC Mode

(ii) Compare function

TM10 connects two compare register (CM100, CM101) channels and two capture/compare register (CC100, CC101) channels.

When the TM10 count value and the set value of one of the compare registers match, a match interrupt (INTCM100 (only during up count operation), INTCM101 (only during down count operation), INTCC100^{Note}, INTCC101^{Note}) is output.

Note This match interrupt is generated when CC100 and CC101 are set to the compare register mode.

(iii) Capture function

TM10 connects two capture/compare register (CC100, CC101) channels.

When CC100 and CC101 are set to the capture register mode, the value of TM10 is captured in synchronization with the corresponding capture trigger signal.

When TM10 is set to the capture register mode, a capture interrupt (INTCC100, INTCC101) is generated upon detection of the valid edge.

9.2.6 Supplementary description of internal operation

(1) Clearing of count value in UDC mode B

When TM10 is in UDC mode B, the count value clear operation is as follows.

- In case of TM10 up count operation: TM10 is cleared upon match with CM100
- In case of TM10 down count operation: TM10 is cleared upon match with CM101

Figure 9-56. Clear Operation upon Match with CM100 During TM10 Up Count Operation





Figure 9-57. Clear Operation upon Match with CM101 During TM10 Down Count Operation



(2) Clearing of count value upon occurrence of compare match

The internal operation during a TM10 clear operation upon occurrence of a compare match is as follows.





Figure 9-58. Count Value Clear Operation upon Compare Match

(3) Transfer operation

The internal operation during TM10 transfer operation is as follows.






(4) Interrupt signal output upon compare match

An interrupt signal is output when the count value of TM10 matches the set value of the CM100, CM101, CC100^{Note}, or CC101^{Note} register. The interrupt generation timing is as follows.

Note When CC100 and CC101 are set to the compare register mode.

Figure 9-60. Interrupt Output upon Compare Match

(CM101 with Operation Mode Set to General-Purpose Timer Mode and Count Clock Set to fcLk/2)




An interrupt signal such as the one illustrated in Figure 9-60 is output at the next count following a match of the TM10 count value and the set value of the corresponding compare register.

(5) TM1UBD0 flag (bit 0 of STATUS0 register) operation

In the UDC mode (CMD bit of TUM0 register = 1), the TM1UBD0 flag changes as follows during TM10 up/down count operation at every internal operation clock.





9.3 Timer 2

9.3.1 Features (timer 2)

Timers 20 and 21 (TM20, TM21) are 16-bit general-purpose timer units that perform the following operations.

- Pulse interval or frequency measurement and programmable pulse output
- Interval timer
- PWM output timer
- 32-bit capture timer when 2 timer/counter channels are connected in cascade (In this case, four 32-bit capture register channels can be used.)

9.3.2 Function overview (timer 2)

- 16-bit timer/counter (TM20, TM21): 2 channels
- Bit length

Timer 2 registers (TM20, TM21): 16 bits

During cascade operation: 32 bits (higher 16 bits: TM21, lower 16 bits: TM20)

• Capture/compare register

In 16-bit mode: 6

In 32-bit mode: 4 (capture mode only)

- Count clock division selectable by prescaler (set the frequency of the count clock to 10 MHz or less)
- Base clock (fclk): 1 type (set fclk to 20 MHz or less) fxx/2
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

Division Ratio	Base Clock (fclk)
1/2	fxx/4
1/4	fxx/8
1/8	fxx/16
1/16	fxx/32
1/32	fxx/64
1/64	fxx/128
1/128	fxx/256

- Interrupt request sources
 - Compare-match interrupt request: 6 types
 Perform comparison with sub-channel n capture/compare register and generate the INTCC2n interrupt upon compare match.
 - Timer/counter overflow interrupt request: 2 types
 - The INTTM20 (INTTM21) interrupt is generated when the count value of TM20 (TM21) becomes FFFFH.
- Capture request

The count values of TM20 and TM21 can be latched using an external pin (INTP2n)^{Notes 1, 2}, TM10 interrupt signals (INTCM100, INTCM101) and interrupt requests by software as capture triggers.

• PWM output function

Control of the output of the TO21 to TO24 pins in the compare mode and PWM output can be performed using the compare match timing of sub-channels 1 to 4 and the zero count signal of the timer/counter.

- Timer count operation with external clock input^{Note 2}
 Timer count operation can be performed using the pin TI2 clock input signal.
- Timer count enable operation ^{Note 3} with external pin input^{Note 2}
 Timer count enable operation can be performed using the TCLR2 pin input signal.
- Timer/counter clear control^{Notes 3, 4} with external pin input^{Note 2}

Timer/counter clear operation can be performed using the TCLR2 pin input signal.

Up/down count control^{Notes 3, 5} with external pin input^{Note 2}

Up/down count operation in the compare mode can be controlled using the TCLR2 pin input signal.

• Output delay operation

A clock-synchronized output delay can be added to the output signal of the TO21 to TO24 pins. This is effective as an EMI countermeasure.

• Input filter

An input filter can be inserted at the input stage of external pins (TI2, INTP20 to INTP25, TCLR2) and the TM10 interrupt signals (refer to **12.4.3 (1) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)**).

- Notes 1. For the registers used to specify the valid edge for external interrupt requests (INTP20 to INTP25) to timer 2, refer to 7.3.8 (4) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5).
 - **2.** The pairs TI2 and INTP20, TO21 and INTP21, TO22 and INTP22, TO23 and INTP23, TO24 and INTP24, TCLR2 and INTP25 are alternate function pins.
 - **3.** The count enable operation for the timer/counter via external pin input, timer/counter clear operation, and up/down count control cannot be performed all at the same time.
 - In the case of 32-bit cascade connection, a clear operation by external pin input (TCLR2) cannot be performed.
 - 5. Up/down count control using 32-bit cascade connection cannot be performed.
- **Remark** fxx: Internal system clock n = 0 to 5

n = 0 to 5

9.3.3 Basic configuration

The basic configuration is shown below.

Timer	Count Clock	Register	Read/Write	Generated Interrupt Signal	Capture Trigger	Other Functions
Timer 2	fxx/4,	TM20	_	INTTM20	-	Note 1
	fxx/8,	TM21	_	INTTM21	-	Note 1
	fxx/16, fxx/32,	CVSE00	Read/write	INTCC20	INTP20/INTP25	-
fxx/64,	,	CVSE10	Read/write	INTCC21	INTP21/INTP24	Buffer/Note 2
	fxx/128, fxx/256	CVSE20	Read/write	INTCC22	INTP22/INTP23	Buffer/Note 2
	17.7250	CVSE30	Read/write	INTCC23	INTP23/INTP22	Buffer/Note 2
		CVSE40	Read/write	INTCC24	INTP24/INTP21	Buffer/Note 2
		CVSE50	Read/write	INTCC25	INTP25/INTP20	-
		CVPE40	Read	INTCC24	INTP24/INTP21	Note 2
		CVPE30	Read	INTCC23	INTP23/INTP22	Note 2
		CVPE20	Read	INTCC22	INTP22/INTP23	Note 2
		CVPE10	Read	INTCC21	INTP21/INTP24	Note 2

Table 9-9.	Timer 2	Configuration List
		Soundariation Fist

Notes 1. Cascade operation with TM20 and TM21 is possible.

2. Cascade operation using the CVSEn0 and CVPEn0 registers is possible (n = 1 to 4).

Remark fxx: Internal system clock

The following shows the capture/compare operation sources.

Table 9-10.	Capture/Compare	Operation Sources
-------------	-----------------	--------------------------

Register	Sub-channel No.	Timer to Be Captured	Timer to Be Compared	Timer Captured in 32-Bit Cascade Connection
CVSE00	0	TM20	TM20	_
CVPEn0	n	TM21 when BFEEy bit of CMSEm0 register = 0	TM20 when TB1Ey, TB0Ey bits of CMSEm0 register = 01	TM21
CVSEn0	n	TM20 when BFEEy bit of CMSEm0 register = 0	Used as buffer	TM20
CVSE50	5	TM21	TM21	_

Remark n = 1 to 4

m: m = 12 when n = 1, 2, m = 34 when n = 3, 4y: y = 1, 2 when m = 12, y = 3, 4 when m = 34 The following shows the output level sources during timer output.

TO2n	Toggle Mode 0 (OTMEn1, OTMEn0 = 00)		Toggle Mode 1 (OTMEn1, OTMEn0 = 01)		Toggle Mode 2 (OTMEn1, OTMEn0 = 10)		Toggle Mode 3 (OTMEn1, OTMEn0 = 11)	
Trigger	Compare match of sub- channel n		Compare match of sub- channel n	TM20 = 0	Compare match of sub- channel n	TM21 = 0	Compare match of sub- channel n	Compare match of sub- channel n + 1
Output level	Active output	Inactive output						

 Table 9-11. Output Level Sources During Timer Output

Remarks 1. n = 1 to 4

2. OTMEn1, OTMEn0: Bits 13, 12, 9, 8, 5, 4, 1, and 0 of timer 2 output control register 0 (OCTLE0)

Figure 9-62 shows the block diagram of timer 2.




Figure 9-62. Block Diagram of Timer 2

Signal Name	Meaning
CASC ^{Note 1}	TM21 count signal input in 32-bit mode
CNT	Count value of timer 2 (CNT = MAX.: Maximum value count signal output of timer 2 (generated when TM2n = FFFFH), CNT = 0: Zero count signal output of timer 2 (generated when TM2n = 0000H))
СТ	TM2n count signal input in 16-bit mode
СТС	TM21 count signal input in 32-bit mode
ECLR	External control signal input from TCLR2 input
ED1, ED2	Capture event signal input from edge selector
R ^{Note 2}	Compare match signal input (sub-channel 0/5)
RA	TM20 zero count signal input (reset signal of output circuit)
RB	TM21 zero count signal input (reset signal of output circuit)
RELOAD2A	TM20 zero count signal input (generated when TM20 = 0000H)
RELOAD2B	TM21 zero count signal input (generated when TM21 = 0000H)
RN	Sub-channel x interrupt signal input (reset signal of output circuit)
S/T	Sub-channel x interrupt signal input (set signal of output circuit)
TCOUNTE0, TCOUNTE1	Timer 2 count enable signal input
TINEm	Timer 2 sub-channel m capture event signal input

Table 9-12. Meaning of Signals in Block Diagram

- **Notes 1.** TM21 performs a count operation when CASC (CNT = MAX. for TM20) is generated and the rising edge of CTC is detected in the 32-bit mode.
 - 2. TM20/TM21 clear by sub-channel 0/5 compare match or count direction can be controlled.
- **Remark** m = 0 to 5n = 0, 1x = 1 to 4

(1) Timers 20, 21 (TM20, TM21)

The features of TM2n are listed below.

- Free-running counter that enables counter clearing by compare match of sub-channel 0 and sub-channel 5
- Can be used as a 32-bit capture timer when TM20 and TM21 are connected in cascade.
- Up/down control, counter clear, and count operation enable/disable can be controlled by external pin (TCLR2)
- Counter up/down and clear operation control method can be set by software.
- Stop upon occurrence of count value 0 and count operation start/stop can be controlled by software.

(2) Timer 2 sub-channel 0 capture/compare register (CVSE00)

The CVSE00 register is the 16-bit capture/compare register of sub-channel 0.

In the capture register mode, it captures the TM20 count value.

In the compare register mode, it detects a match with TM20.

This register can be read/written in 16-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
CVSE00																	FFFF660H	0000H

(3) Timer 2 sub-channel n main capture/compare register (CVPEn0) (n = 1 to 4)

The CVPEn0 register is the sub-channel n 16-bit main capture/compare register.

In the capture register mode, this register captures the value of TM21 when the BFEEn bit of the CMSEm0 register = 0 (m = 12, 34). When the BFEEn bit = 1, this register holds the value of TM20 or TM21.

In compare register mode, a match between this register and TM2x is detected (TM2x = timer/counter selected by TB1En and TB0En bits).

If the capture register mode is selected in the 32-bit mode (value of TB1En, TB0En bits of CMSEm0 register = 11B), this register captures the contents of TM21 (higher 16 bits).

This register is read-only in 16-bit units.

Caution When the BFEEn bit = 1, a compare match occurs on starting the timer in the compare register mode because the values of both the TM2x and CVPEn0 registers are 0 after reset (TM2x = timer/counter selected by TB1En and TB0En bits (n = 1 to 4)). After that, the value of the sub register (CVSEn0) is written to the main register (CVPEn0).

CVPE10	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF652H	After reset 0000H
CVPE20	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF656H	After reset 0000H
CVPE30	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF65AH	After reset 0000H
CVPE40	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF65EH	After reset 0000H

(4) Timer 2 sub-channel n sub capture/compare register (CVSEn0) (n = 1 to 4)

The CVSEn0 register is the sub-channel n 16-bit sub capture/compare register.

In the compare register mode, this register can be used as a buffer. In the capture register mode, this register captures the value of TM20 when the BFEEn bit of the CMSEm0 register = 0 (m = 12, 34).

If the capture register mode is selected in the 32-bit mode (value of TB1En and TB0En bits of CMSEm0 register = 11B), this register captures the contents of TM20 (lower 16 bits).

The CVSEn0 register can be written only in the compare register mode. If this register is written in the capture register mode, the contents written to CVSEn0 register will be lost.

This register can be read/written in 16-bit units.

Caution When the BFEEn bit = 1, a compare match occurs on starting the timer in the compare register mode because the values of both the TM2x and CVPEn0 registers are 0 after reset (TM2x = timer/counter selected by TB1En and TB0En bits (n = 1 to 4)). After that, the value of the sub register (CVSEn0) is written to the main register (CVPEn0).

CVSE10	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF650H	After reset 0000H
CVSE20	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF654H	After reset 0000H
CVSE30	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF658H	After reset 0000H
CVSE40	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF65CH	After reset 0000H

(5) Timer 2 sub-channel 5 capture/compare register (CVSE50)

The CVSE50 register is the 16-bit capture/compare register of sub-channel 5.

In the capture register mode, it captures the count value of TM21.

In the compare register mode, it detects a match with TM21.

This register can be read/written in 16-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
CVSE50																	FFFF662H	0000H

9.3.4 Control registers

(1) Timer 1/timer 2 clock selection register (PRM02)

The PRM02 register is used to select the base clock (f_{CLK}) of timer 1 and timer 2. This register can be read/written in 8-bit or 1-bit units.

Cautions 1. Always set this register to 01H before using timer 1 and timer 2. Setting of other than 01H is prohibited.

2. Set fclk to 20 MHz or less.

					2	1	0	Address	After reset				
PRM02 0	0	0	0	0	0	0	PRM2	FFFF5D8H	00H				
Bit position	Bit nam	ie				Function	n						
0	Bit position Bit name Function 0 PRM2 Specifies the base clock of timer 1 and timer 2. 1: fxx/2												

(2) Timer 2 clock stop register 0 (STOPTE0)

The STOPTE0 register is used to stop the operation clock input to timer 2.

This register can be read/written in 16-bit units.

When the higher 8 bits of the STOPTE0 register are used as the STOPTE0H register, and the lower 8 bits are used as the STOPTE0L register, the STOPTE0H register can be read/written in 8-bit or 1-bit units, and the STOPTE0L register is read-only in 8-bit units.

- Cautions 1. Initialize timer 2 when the STFTE bit = 0. Timer 2 cannot be initialized when the STFTE bit = 1.
 - 2. If, following initialization, the value of the STFTE bit is made "1", the initialized state is maintained.

	<15>	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
STOPTE0	STFTE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FFFFF640H	0000H
Bit posi	tion		Bit n	ame									Fund	ction				
15		ST	FTE		:		Norm	al ope	eratio	n	o time							

(3) Timer 2 count clock/control edge selection register 0 (CSE0)

The CSE0 register is used to specify the TM2n count clock and the control valid edge (n = 0, 1). This register can be read/written in 16-bit units.

When the higher 8 bits of the CSE0 register are used as the CSE0H register, and the lower 8 bits are used as the CSE0L register, they can be read/written in 8-bit or 1-bit units.

	1					
Bit position	Bit name				Function	
11, 10, 9, 8	TESnE1, TESnE0	Specifies the v	valid edge of	f the TM2n i	nternal count cloo	ck (TCOUNTEn) signal.
		TESnE1	TESnE	0	Val	id edge
		0	0	Falling	g edge	
		0	1	-	g edge	
		1	0		g prohibited	
		1	1	Both r	rising and falling e	edges
7, 6	CESE1, CESE0	Specifies the v	valid edge of	f the TM2n e	external clear inp	ut (TCLR2).
		CESE1	CESE	0	Val	lid edge
		0	0	Fallin	ig edge	
		0	1	Risin	g edge	
		1	0		ugh input (no clea	
		1	1	Both	rising and falling	edges
5 to 3, 2 to 0	CSEn2, CSEn1, CSEn0	Selects interna	al count cloc CSEn1	k (TCOUNT CSEn0		Count clock
		0	0	0	fclк/2	
		0	0	1	fc∟к/4	
		0	1	0	fclк/8	
		0	1	1	fclк/16	
		1	0	0	fclк/32	
		1	0	1	fс∟к/64	
		1	1	0	fclк/128	
		1	1	1	Selects input s input pin (TI2)	ignal from external clock

(4) Timer 2 sub-channel input event edge selection register 0 (SESE0)

The SESE0 register specifies the valid edge of the external capture signal input (TINEn) for the sub-channel n capture/compare register performing capture (n = 0 to 5).

This register can be read/written in 16-bit units.

When the higher 8 bits of the SESE0 register are used as the SESE0H register, and the lower 8 bits are used as the SESE0L register, they can be read/written in 8-bit or 1-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
SESE0	0	0	0	0	IESE51	IESE50	IESE41	IESE40	IESE31	IESE30	IESE21	IESE20	IESE11	IESE10	IESEO	1 IESE00	FFFFF644H	0000H
Bit po	sition	1	B	Bit nar	ne								F	uncti	on			
11	to 0		IESE IESE							-				oture s apture	-	l input ((TINEn) for sub	-channel n
							IE	SEn1		IES	En0					Valid	edge	
								0		(0	Fa	alling	edge				
								0			1	R	ising	edge				
								1		(0	S	etting	prohi	ibited	k		
								1			1	B	oth ris	sing a	ind fa	alling ec	lges	
Remar	k n	= 0	to 5															

(5) Timer 2 time base control register 0 (TCRE0)

The TCRE0 register controls the operation of TM2n (n = 0, 1).

This register can be read/written in 16-bit units.

When the higher 8 bits of the TCRE0 register are used as the TCRE0H register, and the lower 8 bits are used as the TCRE0L register, they can be read/written in 8-bit or 1-bit units.

- Cautions 1. If ECREn = 1 and ECEEn = 1 have been set, it is not possible to input an external clear signal (TCLR2) for TM2n. In this case, first set CLREn = 1, and then clear TM2n by software (n = 0, 1).
 - 2. When clearing is performed using the ECLR signal, the TM2n counter is cleared with a delay of (1 internal count clock set with bits CSEn2 to CSEn0 of the CSE0 register) + 2 base clocks. Therefore, if external clock input is selected as the internal count clock, the counter is not cleared until the external clock (TI2) is input.
 - 3. The ECREn bit and the ECEEn bit cannot be set to 1.
 - 4. If the ECEEn bit is set to 1 and the ECREn bit is set to 0, a down count operation cannot be performed.
 - 5. When UDSEn1, UDSEn0 = 01 and OSTEn = 1, the counter does not count up when the counter value is 0. Therefore, when the counter value is 0, set OSTEn = 0, and after the value of the counter ceases to be 0, set OSTEn = 1. Also, on the application, change the value of OSTEn from 0 to 1 using the sub-channels 0 and 5 interrupt signals.
 - 6. When the TM2n count value is cleared (0) by setting CLREn to 1, the CLREn = 1 setting must be held for at least one of the internal count clocks set by the CSEn2 to CSEn0 bits of the CSE0 register.

Example When timer 20 (TM20) is cleared (0)

<1> Select fcLk/2 as TM20 internal count clock

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
CSE0	0	0	0	0	×	×	×	×	×	×	×	×	×	0	0	0	

<2> Clear (0) the TM20 count value

	7	6	5	4	3	2	1	0
TCRE0L	0	1	0	0	0	×	×	×

<3> Set the conditions required for the TM20 count clock

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CSE0	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	

<4> Start the TM20 count operation

	7	6	5	4	3	2	1	0
TCRE0L	0	0	1	0	0	×	×	×

	4><13> 12 11 RE1 CEE1 ECRE1 ECEE1	10 9 8 7 <6><
Bit position	Bit name	Function
15	CASE1	Specifies 32-bit cascade operation mode for TM21 (TM21 counts upon overflow of TM20 (carry count)). 0: Not connected in cascade ^{Note 1} 1: 32-bit cascade operation mode ^{Notes 2, 3}
		 Notes 1. TM21 counts at CT signal input in the count enabled state. 2. TM21 counts at CTC and CASC signal inputs in the count enabled state. 3. Only the capture register mode can be used for the capture/compare
		register. Cautions 1. When CASE1 = 1, set the TByE1 and TByE0 bits of the CMSEx0 register to 11 ($x = 12$, 34, y: When $x = 12$, $y = 1$, 2, and when $x = 34$, $y = 3$, 4).
		 When CASE1 = 0, TCOUNTE1 is selected as the count of TM21. When CASE1 = 1, TCOUNTE0 and the TM20 overflow signal are selected as the count of TM21.
14, 6	CLREn	Specifies software clear for TM2n. 0: TM2n operation continued 1: TM2n count value cleared (0)
		Caution Do not perform the software clear and hardware clear operations simultaneously.
13, 5	CEEn	Specifies TM2n count operation enable/disable. 0: Count operation stopped 1: Count operation enabled
12, 4	ECREn	Specifies TM2n external clear (TCLR2) operation enable/disable via ECLR signal input. 0: TM2n external clear (TCLR2) operation not enabled 1: TM2n external clear (TCLR2) operation enabled
		 Cautions 1. In the 32-bit cascade operation mode (CASE1 = 1), the TM2 external clear operation is not performed. 2. When the count value is cleared by inputting the ECLR signary while ECREn = 1, the ECREn = 1 setting must be held for at lease one of the internal count clocks set by the CSEn2 to CSEn0 bit of the CSE0 register. 3. In the 32-bit cascade operation mode (CASE1 = 1), only TM21 affected by the ECREn bit setting.

 $\textbf{Remark} \quad n=0, \ \textbf{1}$

(1/2)

(2/2)

Bit position	Bit name				Function
11, 3	ECEEn	0: TI	M2n c	ount operat	eration enable/disable through ECLR signal input. on not enabled on enabled
		Cautio	2.	count ope When the the CSE0 In the 32-	-bit cascade operation mode (CASE1 = 1), the TM eration using ECLR signal input is not performed. ECEEn bit = 1, always set the CESE1 and CESE0 bits register to 10 (through input). bit cascade operation mode (CASE1 = 1), only TM21 y the ECEEn bit setting.
10, 2	OSTEn		M2n c	o mode. ount stoppe	d when count value is 0. pped when count value is 0.
		Caution	(T ex wi of	M2n count acept when hen the UD ECLR.	M2n count stop is cancelled when the OSTE1n bit = is stopped when the count value is 0), TM2n counts the UDSEn1, UDSEn0 bits = 10. The count direct SEn1 and UDSEn0 bits = 10 is determined by the val
9, 8, 1, 0	UDSEn1, UDSEn0			2n up/down	
			SEn1	UDSEn0 0	Count Perform only up count. Clear TM2n with compare match signal.
)	1	Count up after TM2n has become 0, and count down after a compare match occurs for sub-channels 0, 5 (triangular wave up/down count).
			1	0	Selects up/down count according to the ECLR signal input. Up count when ECLR = 1 Down count when ECLR = 0
			1	1	Setting prohibited
		Caution	2.	UDSEn1 a When the CESE1 an When the between	bit cascade operation mode (CASE1 bit = 1), set 1 and UDSEn0 bits to 00. UDSEn1 and UDSEn0 bits = 10, be sure to set 1 d CESE0 bits of the CSE0 register to 10 (through inpute UDSEn1 and UDSEn0 bits = 10, compare mat TM2n and CVSEx0 has no effect on the TM2n cou (x: 0 when n = 0, 5 when n = 1).

(6) Timer 2 output control register 0 (OCTLE0)

The OCTLE0 register controls timer output from the TO2n pin (n = 1 to 4).

This register can be read/written in 16-bit units.

When the higher 8 bits of the OCTLE0 register are used as a OCTLE0H register, and the lower 8 bits are used as a OCTLE0L register, they can be read/written in 8-bit or 1-bit units.

DCTLE0	15 1 SWFE AL	4 13 VE OTM		11 SWFE	10 ALVE	9 OTME				5 OTME	4 OTME	3 SWFE	2 ALVE	1 E OTM	0 IE OTME	Address			
l	4 4	4 41	40	3	3	31	30	2	2	21	20	1	1	11	10				
Bit pos	sition	B	it nam	ie								Fu	unctio	on					
15, 11,	7, 3	SWF	En			0: Oi 1: W	utput hen A	level	not fix n = 0,	ed. outpu	ıt leve	el fixe	d to l	low le	evel.	f ALVEn bit.			
14, 10,		ALVE				Specifies the active level of the TO2n pin output. 0: Active level is high level 1: Active level is low level Specifies toggle mode.													
13, 12, 5, 4, ⁻		ОТМ ОТМ	,		Sp	ecifie	s tog	gle m	ode.	-									
						OTM	En1	OT	//En0					Тс	oggle m	ode			
						C)		0	Rev	verse	•	ut lev		TO2n c tch occu	utput every ırs.	time a sub-		
						C)		1	Upo to a	on su ctive		nnel , and			natch, set T is "0", set T			
						1			0	Upo to a	on su active		nnel , and			natch, set T is "0", set T	-		
					1 1 Toggle mode 3: Upon sub-channel n compare match, set TO2n outp to active level, and upon sub-channel n + 1 compare match, set TO2n output to inactive level (when n = " n + 1 becomes "1").									compare					
					Ca	autior		sam ODL chai If tv	ie out _En2 nge s vo oi	tput o to O imult r mo	lelay DLEı aneo re si	oper n0 bi ously gnals	ation ts o upon are	n set f the n 1 s e inp	ttings a e ODEL ub-cha out sim	re made wi E0 registe nnel n com ultaneously	mode 3), if the nen setting the r, two outputs pare match. y to the same y than RA, RB,		

Remark n = 1 to 4

(7) Timer 2 sub-channel 0, 5 capture/compare control register (CMSE050)

The CMSE050 register controls the timer 2 sub-channel 0 capture/compare register (CVSE00) and the timer 2 sub-channel 5 capture/compare register (CVSE50).

This register can be read/written in 16-bit units.

Г

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset	
CMSE050 0)	0	EEVE5	0	LNKE5	CCSE5	0	0	0	0	EEVE0	0	LNKE0	CCSE0	0	0	FFFF64AH	0000H	
Bit positio	n		Bit r	name	Э								Fu	nction					
13, 5		E	EVEn			 Enables/disables event detection by sub-channel n capture/compare register. 0: ED1 and ED2 signal inputs ignored (nothing is done even if these signals are input). 1: Operation caused by ED1 and ED2 signal inputs enabled. 													
11, 3		LI	NKEn			 Specifies capture event signal input from edge selection to ED1 or ED2. 0: In capture register mode, ED1 signal input selected. In compare register mode, LNKEn bit has no influence. 1: In capture register mode, ED2 signal input selected. In compare register mode, LNKEn bit has no influence. 													
10, 2		С	CSEn			 Selects capture/compare register operation mode. 0: Operates in capture register mode. The TM20 and TM21 count statuses can be read with sub-channel 0 and sub-channel 5, respectively. 1: Operates in compare register mode. TM2m is cleared upon detection of match between sub-channel n and TM2m. 													

(8) Timer 2 sub-channel 1, 2 capture/compare control register (CMSE120)

The CMSE120 register controls the timer 2 sub-channel n sub capture/compare register (CVSEn0) and the timer 2 sub-channel n main capture/compare register (CVPEn0) (n = 1, 2). This register can be read/written in 16-bit units.

15 ASE120 0	14 13 12 11 0 EEVE2 BFEE2 LNKE2	10 9 8 7 6 5 4 3 2 1 0 Address After res CCSE2 TB1E2 TB0E2 0 0 EEVE1 BFEE1 LNKE1 CCSE1 TB1E1 TB0E1 FFFFF64CH 0000H									
Bit position	Bit name	Function									
13, 5	EEVEn	 Enables/disables event detection for CMSE120 register. 0: ED1 and ED2 signal inputs ignored (nothing is done even if these signals are input). 1: Operation caused by ED1 and ED2 signal inputs enabled. 									
12, 4	BFEEn	 Specifies the buffer operation of sub-channel n sub capture/compare register (CVSEn0). 0: Sub-channel n sub capture/compare register (CVSEn0) not used as buffer. 1: Sub-channel n sub capture/compare register (CVSEn0) used as buffer. Caution When the BFEEn bit = 1, a compare match occurs on starting the timer in the compare register mode because the values of both the TM2x and CVPEn0 registers are 0 after reset (TM2x = timer/counter selected by TB1En and TB0En bits (n = 1 to 4)). After that, the value of the sub register (CVSEn0) is written to the main register (CVPEn0) Remarks 1. The operations in the capture register mode and compare regist mode when the sub-channel n sub capture/compare register (CVSEn is not used as a buffer are shown below. In capture register mode: The CPU can read both the master regist (CVPEn0) and slave register (CVSEn0). The next event is ignore until the CPU finishes reading the master register. TM20 capture is performed by the slave register, and TM21 captu is performed by the master register. In compare register mode: The CPU writes to the slave regist (CVSEn0), and immediately after, the same contents as those of the slave register are written to the master register (CVPEn0). 2. The operations in the capture register mode and compare regist mode when the sub-channel n sub capture/compare register (CVSEn0). 2. The operations in the capture register mode and compare regist mode when the sub-channel n sub capture/compare register (CVSEn0). 2. The operations in the capture register mode and compare regist (CVPEn0). 2. The operations in the capture register mode and compare regist mode when the sub-channel n sub capture/compare register (CVSEn0). 4. In capture register mode: When the CPU reads the master regist (CVPEn0). 5. In capture register mode: When the CPU read operatio When a capture event occurs, the timer/counter value at that time always saved in the slave regis									
		 In compare register mode: The CPU writes to the slave register (CVSEn0) and these contents are transferred to the master register (CVPEn0) set by the LNKEn bits. 									

Remark n = 1, 2

(1/2)

(2/2)

Bit position	Bit name		Function											
11, 3	LNKEn	S	elects captu	ure event si	gnal input from edge selection and specifies transfer									
		op	peration in c	compare re	gister mode.									
			0: ED1 sig	anal input s	elected in capture register mode.									
					jister mode, the data of the CVSEn0 register is transferred to									
				0	er upon occurrence of a TM2x compare match (TM2x = cted by bits TB1En, TB0En).									
					elected in capture register mode.									
					gister mode, the data of the CVSEn0 register is transferred to									
					er when the TM2x count value becomes 0 (TM2x = timer/									
			counter	selected b	y bits TB1En, TB0En).									
10, 2	CCSEn	Selects capture/compare register operation mode.												
		0: Capture register mode												
		1: Compare register mode												
9, 8, 1, 0	TB1En, TB0En	S	ets sub-cha	nnel n time	r/counter.									
			TB1En	TB0En	Sub-channel n timer/counter									
			0	0	Sub-channel n not used.									
			0	1	TM20 set to sub-channel n.									
			1	0	TM21 set to sub-channel n.									
			1	1	32-bit mode ^{№te} (both TM20 and TM21 selected)									
		N			le, the effect of the BFEEn bit is ignored. Also, the CVSEn e used as a buffer in this mode.									
		C		/hen the Ti CRE0 regis	B1En, TB0En bits are set to 11, set the CASE1 bit of the ster to 1.									

(9) Timer 2 sub-channel 3, 4 capture/compare control register (CMSE340)

The CMSE340 register controls the timer 2 sub-channel n sub capture/compare register (CVSEn0) and the timer 2 sub-channel n main capture/compare register (CVPEn0). This register can be read/written in 16-bit units.

15 1SE340 0	14 13 12 11 0 EEVE4 BFEE4 LNKE4	10 9 8 7 6 5 4 3 2 1 0 Address After rest 4 CCSE4 TB1E4 TB0E4 0 0 EEVE3 BFEE3 LNKE3 CCSE3 TB1E3 TB0E3 FFFFF64EH 0000H												
Bit position	Bit name	Function												
13, 5	EEVEn	 Enables/disables event detection by CMSE340 register. 0: ED1 and ED2 signal inputs ignored (nothing is done even if these signals are input). 1: Operation caused by ED1 and ED2 signal inputs enabled. 												
12, 4	BFEEn	 Specifies the sub-channel n sub capture/compare register (CVSEn0) buffer operation. O: Sub-channel n sub capture/compare register (CVSEn0) not used as buffer 1: Sub-channel n sub capture/compare register (CVSEn0) used as buffer Caution When the BFEEn bit = 1, a compare match occurs on starting the timer in the compare register mode because the values of both the TM2x and CVPEn0 registers are 0 after reset (TM2x = timer/counter selected by TB1En and TB0En bits (n = 1 to 4)). After that, the value of the sub register (CVSEn0) is written to the main register (CVPEn0) Remarks 1. The operations in the capture register mode and compare register mode when the sub-channel n sub capture/compare register (CVSEn0) is not used as a buffer are shown below. In capture register mode: The CPU can read both the master registe (CVPEn0) and slave register (CVSEn0). The next event is ignored until the CPU finishes reading the master register. TM20 capture is performed by the slave register, and TM21 capture is performed by the master register (CVSEn0). 2. The operations in the capture register mode and compare register (CVSEn0), and immediately after, the same contents as those of the slave register are written to the master register (CVSEn0). 2. The operations in the capture register mode and compare register mode when the sub-channel n sub capture/compare register (CVSEn0) is used as a buffer are shown below. In capture register mode: When the CPU reads the master register (CVSEn0) is used as a buffer are shown below. In capture register mode: When the CPU reads the master register (CVSEn0) is used as a buffer are shown below. In capture register mode: When the CPU reads the master register (CVSEn0) is used as a buffer are shown below. In capture register mode: When the CPU reads the master register (CVSEn0) is used as a buffer are shown below. In capture register mode: The CPU writes to the slave register (CVSEn0												

Remark n = 3, 4

(2/2)

Bit position	Bit name		Function												
11, 3	LNKEn		•	ure event sig compare reg	gnal input from edge selection and specifies transfer gister mode.										
			0: ED1 sig	nal input se	elected in capture register mode.										
			the CVF	PEn0 registe	ister mode, the data of the CVSEn0 register is transferred to er upon occurrence of a TM2x compare match (TM2x = cted with bits TB1En, TB0En).										
					elected in capture register mode.										
			In the c the CVF	ompare reg PEn0 registe	ister mode, the data of the CVSEn0 register is transferred to er when the TM2x count value becomes 0 (TM2x = timer/ y bits TB1En, TB0En).										
10, 2	CCSEn				e register operation mode.										
		0: Capture register mode 1: Compare register mode													
9, 8, 1, 0	TB1En, TB0En	Se	ets sub-cha	nnel n timer	/counter.										
			TB1En	TB0En	Sub-channel n timer/counter										
			0	0	Sub-channel n not used										
			0	1	TM20 set to sub-channel n.										
			1	0	TM21 set to sub-channel n.										
			1	1	32-bit mode ^{Note} (both TM20 and TM21 selected)										
		No			e, the effect of the BFEEn bit is ignored. Also, the CVSEr e used as a buffer in this mode.										
		Caution When the TB1En, TB0En bits are set to 11, set the CASE1 bit of the TCRE0 register to 1.													

(10) Timer 2 time base status register 0 (TBSTATE0)

The TBSTATE0 register indicates the status of TM2n (n = 0, 1).

This register can be read/written in 16-bit units.

9, 1

8, 0

Remark n = 0, 1

RSFEn

UDFEn

When the higher 8 bits of the TBSTATE0 register are used as the TBSTATE0H register, and the lower 8 bits are used as the TBSTATE0L register, they can be read/written in 8-bit or 1-bit units.

Caution The ECFEn, RSFEn, and UDFEn bits are read-only bits.

1: High level

Indicates the TM2n count status. 0: TM2n is not counting.

1: TM2n is counting (either up or down)

Indicates the TM2n up/down count status.0: TM2n is in the down count mode.1: TM2n is in the up count mode.

TBSTA		15 0	14 0	13 0	12 0														After reset I 0101H	
В	it positi	ion		Bit	name	Э								Fu	Incti	on				
	11, 3		0	VFEn			0	: No		low vrite	acces	ss to t	the T				•		performed wi bit is cleared	
	10, 2		E	CFEn			Indicates the ECLR signal input status. 0: Low level													

(11) Timer 2 capture/compare 1 to 4 status register 0 (CCSTATE0)

The CCSTATE0 register indicates the status of the timer 2 sub-channel sub capture/compare register (CVSEn0) and the timer 2 sub-channel main capture/compare register (CVPEn0) (n = 1 to 4). This register can be read/written in 16-bit units.

When the higher 8 bits of the CCSTATE0 register are used as the CCSTATE0H register, and the lower 8 bits are used as the CCSTATE0L register, they can be read/written in 8-bit or 1-bit units.

Caution The BFFEn1 and BFFEn0 bits are read-only bits.

Bit position	Bit name			Function							
14, 10, 6, 2	CEFEn	Indicates the	capture/cor	npare event occurrence status.							
			Ũ	mode: No capture operation has occurred.							
			0	r mode: No compare match has occurred.							
			Ũ	mode: At least one capture operation has occurred. r mode: At least one compare match has occurred.							
			Ū	·							
				oit can be cleared (0) by performing a write access to th egister when no capture operation or compare match							
				d. When bit manipulation is performed on the CEFE1							
		(C	EFE3) and	CEFE2 (CEFE4) bits, both bits are cleared.							
13, 12, 9, 8, 5, 4, 1, 0	BFFEn1, BFFEn0	Indicates the	capture buf	fer status.							
		BFFEn1 BFFEn0 Capture buffer status									
		0	0	No value in buffer							
		0	-	Sub-channel n master register (CVPEn0) contains a capture value. Slave register (CVSEn0) does not contain a value.							
		1	0	Both sub-channel n master register (CVPEn0) and slave register (CVSEn0) contain a capture value.							
		1	1	Unused							
		Caution TI	ne BFFEn1	and BFFEn0 bits return a value only when sub-channe							
		n	sub capt	ure/compare register (CVSEn0) buffer operation (b							
		В	FEEn of CM	ISEm0 register = 1) is selected or when capture registe							
		m	ode (bit C	CSEn of CMSEm0 register = 0) is selected. 0 is rea							
		w	hen the co	mpare register mode (CCSEn bit = 1) is selected.							

(12) Timer 2 output delay register 0 (ODELE0)

The ODELE0 register sets the output delay operation synchronized with the clock to the TO2n pin's output delay circuit (n = 1 to 4).

This register can be read/written in 16-bit units.

When the higher 8 bits of the ODELE0 register are used as the ODELE0H register, and the lower 8 bits are used as the ODELE0L register, they can be read/written in 8-bit or 1-bit units.

	13	12 1 DLE40 (10 9 DLE32 ODLE3	8 1 ODLE30	7	6 ODLE22	5 ODLE21	4 ODLE20	3 0	2 ODLE12	1 ODLE11 OI	O DLE10	Address FFFFF668H	After reset 0000H
			-			-		-		-			-		
Bit position	Bit	name								F	unctior	n			
14 to 12, 10 to 8, 6 to 4, 2 to 0	ODLE	in1,		Specifies output delay operation.											
	ODLE	n0		OD	LEn2	O	DLEn1	С	DLEn	0		Set o	utput	delay operatio	n
					0		0		0	,	Output	delay	opera	ation not perfor	med.
					0		0		1		Sets o	utput d	elay o	of 1 system clo	ck.
					0		1		0		Sets or	utput d	elay o	of 2 system clo	cks.
					0 1 1 Sets output delay of 3 system clocks										
					1		0		0		Sets or	utput d	elay o	of 4 system clo	cks.
					1		0		1		Sets or	cks.			
					1 1 0 Sets output delay of 6 syst						of 6 system clo	cks.			
					1		1		1		Sets or	utput d	elay o	of 7 system clo	cks.
				Rem			DLEn2 rmeas		-	and	d ODLE	En0 bite	s are	used for EMI	
Remark n = 1	to 4		[

(13) Timer 2 software event capture register (CSCE0)


The CSCE0 register sets capture operation by software in the capture register mode. This register can be read/written in 16-bit units.

CSCE0	15 0	14 0	13 0	12 0	11 0	10 0	9 0	8 0	7	6 0	5 SEVE	4 5 SEVE4	3 SEVE3	2 SEVE2	1 SEVE	O 1 SEVE0	Address FFFF66AH	After reset 0000H
Bit po	Bit position Bit name Function 5 to 0 SEVEn Specifies capture operation by software in capture register mode.																	
5 t	0 0		SEVE	În			0: N 1: C	orma aptur ns 1 2	l ope e ope . Th bit . Th . Th	ration eration e SE s of t e SE e SE	n cont on perf VEn t the Cl VEn t	inued forme oit ign MSEn oit is a	d. ores n0 reg autom	the s gister natica	ettin ally c	gs of t leared	ter mode. the EEVEn and (0) at the end imitation statu	of an event.
Remar			l2, 34 to 5	, 05														

9.3.5 Operation

(1) Edge detection


The edge detection timing is shown below.







(2) Basic operation of timer 2


Figures 9-64 to 9-67 show the basic operation of timer 2.







fclк	
ICLK	
СТ	
ECEEn bit ^{Note}	
ECREn bit ^{Note}	
CLREn bit ^{Note}	
ECLR	
CNT	1234Н Х 1235Н Х0000Н Х0001Н Х () 0000Н Х
Note Bits ECEE Remarks 1. fc∟	En, ECREn, CLREn of TCRE0 register .κ: Base clock
2. CN	NT: Count value of timer 2
-	
	F: TM2n count signal input in 16-bit mode
EC	CLR: External control signal input from TCLR2 pin input
3. n =	= 0, 1







Figure 9-67. Timing in 32-Bit Cascade Operation Mode (When TCRE0 Register's UDSEn1, UDSEn0 Bits = 00B, ECEEn Bit = 0, ECREn Bit = 0, CLREn Bit = 0, OSTEn Bit = 0, CEEn Bit = 1, CASE1 Bit = 1)




(3) Operation of capture/compare register (sub-channels 1 to 4)

Sub-channels 1 to 4 receive the count value of the timer 2 multiplex count generator.

The multiplex count generator is an internal unit of TM2n that supplies the multiplex count value MUXCNT to sub-channels 1 to 4. The count value of TM20 is output to sub-channels 1 to 4 at the rising edge of MUXTB0, and the count value of TM21 is output to sub-channels 1 to 4 at the rising edge of MUXTB1.

Figure 9-68 shows the block diagram of the timer 2 multiplex count generator, and Figure 9-69 shows the multiplex count timing.








Figure 9-69. Multiplex Count Timing

Figures 9-70 to 9-75 show the operation of the capture/compare register (sub-channels 1 to 4).

Figure 9-70. Capture Operation: 16-Bit Buffer-Less Mode (When Operation Is Delayed Through Setting of LNKEy Bit of CMSEx0 Register, and CMSEx0 Register's CCSEy Bit = 0, BFEEy Bit = 0, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)




Figure 9-71. Capture Operation: Mode with 16-Bit Buffer^{Note1} (When CMSEx0 Register's TByE1 Bit = 0, TByE0 Bit = 1, CCSEy Bit = 0, LNKEy Bit = 0, BFEEy Bit = 1, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)








Figure 9-72. Capture Operation: 32-Bit Cascade Operation Mode (When CMSEx Register's TByE1 Bit = 1, TByE0 Bit = 1, CCSEy Bit = 0, LNKEy Bit = 0, BFEEy Bit = Arbitrary, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)







fclk	
MUXTB0	
MUXTB1	
MUXCNT	
EEVEy bit ^{Note 1}	
SEVEy bit ^{Note 2}	
ED1	EEVEy bit prohibited
CAPTURE_P	
CAPTURE_S	
BUFFER	
CVSEm0 register	Undefined X 4 X 9
1	
CVPEm0 register	
CVPEm0 register	
CVPEm0 register	y bit of CMSEx0 register y bit of CSCE0 register
CVPEm0 register Notes 1. EEVE 2. SEVE Remarks 1. fcu	y bit of CMSEx0 register y bit of CSCE0 register <: Base clock
CVPEm0 register Notes 1. EEVE 2. SEVE Remarks 1. fcu 2. BU	y bit of CMSEx0 register y bit of CSCE0 register x: Base clock IFFER: Timing of write operation from CVSEm0 register to CVPEm0 register
CVPEm0 register Notes 1. EEVE 2. SEVE Remarks 1. fcu 2. BU CA	y bit of CMSEx0 register y bit of CSCE0 register x: Base clock FFER: Timing of write operation from CVSEm0 register to CVPEm0 register PTURE_P: Capture trigger signal of main capture register
CVPEm0 register Notes 1. EEVE 2. SEVE Remarks 1. fcu 2. BU CA CA	y bit of CMSEx0 register y bit of CSCE0 register x: Base clock FFER: Timing of write operation from CVSEm0 register to CVPEm0 register PTURE_P: Capture trigger signal of main capture register PTURE_S: Capture trigger signal of sub capture register
CVPEm0 register Notes 1. EEVE 2. SEVE Remarks 1. fcu 2. BU CA CA ED	y bit of CMSEx0 register y bit of CSCE0 register x: Base clock FFER: Timing of write operation from CVSEm0 register to CVPEm0 register PTURE_P: Capture trigger signal of main capture register PTURE_S: Capture trigger signal of sub capture register 1: Capture event signal input from edge selector
CVPEm0 register Notes 1. EEVE 2. SEVE Remarks 1. fcLi 2. BU CA CA ED ML	y bit of CMSEx0 register y bit of CSCE0 register x: Base clock FFER: Timing of write operation from CVSEm0 register to CVPEm0 register PTURE_P: Capture trigger signal of main capture register PTURE_S: Capture trigger signal of sub capture register 1: Capture event signal input from edge selector JXCNT: Count value to sub-channel m
CVPEm0 register Notes 1. EEVE 2. SEVE Remarks 1. fcu 2. BU CA ED ML	y bit of CMSEx0 register y bit of CSCE0 register x: Base clock FFER: Timing of write operation from CVSEm0 register to CVPEm0 register PTURE_P: Capture trigger signal of main capture register PTURE_S: Capture trigger signal of sub capture register 1: Capture event signal input from edge selector IXCNT: Count value to sub-channel m IXTB0, MUXTB1: Multiplex signal of TM20, TM21
CVPEm0 register Notes 1. EEVE 2. SEVE Remarks 1. fcun 2. BU CA CA ED MU TB	y bit of CMSEx0 register y bit of CMSEx0 register y bit of CSCE0 register c: Base clock FFER: Timing of write operation from CVSEm0 register to CVPEm0 register PTURE_P: Capture trigger signal of main capture register PTURE_S: Capture trigger signal of sub capture register 1: Capture event signal input from edge selector UXCNT: Count value to sub-channel m UXTB0, MUXTB1: Multiplex signal of TM20, TM21 0: Count value of TM20
CVPEm0 register Notes 1. EEVE 2. SEVE Remarks 1. fcL 2. BU CA CA ED ML TB TB	y bit of CMSEx0 register y bit of CMSEx0 register y bit of CSCE0 register c: Base clock FFER: Timing of write operation from CVSEm0 register to CVPEm0 register PTURE_P: Capture trigger signal of main capture register PTURE_S: Capture trigger signal of sub capture register 1: Capture event signal input from edge selector UXCNT: Count value to sub-channel m UXTB0, MUXTB1: Multiplex signal of TM20, TM21 0: Count value of TM20 1: Count value of TM21
CVPEm0 register Notes 1. EEVE 2. SEVE Remarks 1. fcu 2. BU CA ED ML TB TB 3. m	y bit of CMSEx0 register y bit of CMSEx0 register y bit of CSCE0 register x: Base clock FFER: Timing of write operation from CVSEm0 register to CVPEm0 register PTURE_P: Capture trigger signal of main capture register PTURE_S: Capture trigger signal of sub capture register 1: Capture event signal input from edge selector IXCNT: Count value to sub-channel m IXTB0, MUXTB1: Multiplex signal of TM20, TM21 0: Count value of TM20 1: Count value of TM21 = 1 to 4, x = 12, 34
CVPEm0 register Notes 1. EEVE 2. SEVE Remarks 1. fcu 2. BU CA ED ML TB TB 3. m	y bit of CMSEx0 register y bit of CMSEx0 register y bit of CSCE0 register c: Base clock FFER: Timing of write operation from CVSEm0 register to CVPEm0 register PTURE_P: Capture trigger signal of main capture register PTURE_S: Capture trigger signal of sub capture register 1: Capture event signal input from edge selector UXCNT: Count value to sub-channel m UXTB0, MUXTB1: Multiplex signal of TM20, TM21 0: Count value of TM20 1: Count value of TM21










(4) Operation of capture/compare register (sub-channels 0, 5)

Figures 9-76 and 9-77 show the operation of the capture/compare register (sub-channels 0, 5).








Figure 9-77. Compare Operation: Timing of Compare Match and Write Operation to Register (When CMSE050 Register's CCSEy Bit = 1, EEVEy Bit = Arbitrary, and CSCE0 Register's SEVEy Bit = Arbitrary)



(5) Operation of output circuit

Figures 9-78 to 9-81 show the output circuit operation.

Figure 9-78. Signal Output Operation: Toggle Mode 0 and Toggle Mode 1 (When OCTLE0 Register's SWFEn Bit = 0, and ODELE0 Register's ODLEn2 to ODLEn0 Bits = 0)







Figure 9-79. Signal Output Operation: Toggle Mode 2 and Toggle Mode 3 (When OCTLE0 Register's SWFEn Bit = 0, and ODELE0 Register's ODLEn2 to ODLEn0 Bits = 0)

Figure 9-80. Signal Output Operation: During Software Control (When OCTLE0 Register's OTMEn1, OTMEn0 Bits = Arbitrary, SWFEn Bit = 1, and ODELE0 Register's ODLEn2 to ODLEn0 Bits = 0)

fclk	
ALVEn bit ^{Note}	
TO2n timer output	
Note ALVEn bit of Remarks 1. fclk 2. n =	

Figure 9-81. Signal Output Operation: During Delay Output Operation (When OCTLE0 Register's OTMEn1, OTMEn0 Bits = 0, ALVEn = 0, SWFEn Bit = 0)



9.4 Timer 3

9.4.1 Features (timer 3)

Timer 3 (TM3) is a 16-bit timer/counter that can perform the following operations.

- Interval timer function
- PWM output
- External signal cycle measurement
- TO3 output buffer set to off by INTP4 input

9.4.2 Function overview (timer 3)

- 16-bit timer/counter (TM3): 1 channel
- Capture/compare registers: 2
- Count clock division selectable by prescaler (set the frequency of the count clock to 16 MHz or less)
- Base clock (fcLk): 2 types (set fcLk to 32 MHz or less)
 - fxx and fxx/2 can be selected
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

Division Ratio	Base Clock (fcLK)			
	fxx Selected	fxx/2 Selected		
1/2	fxx/2	fxx/4		
1/4	fxx/4	fxx/8		
1/8	fxx/8	fxx/16		
1/16	fxx/16	fxx/32		
1/32	fxx/32	fxx/64		
1/64	fxx/64	fxx/128		
1/128	fxx/128	fxx/256		
1/256	fxx/256	fxx/512		

- Interrupt request sources
 - Capture/compare match interrupt requests: 2 sources
 In case of capture register: INTCC3n generated by INTP3n input
 In case of compare register: INTCC3n generated by CC3n match signal
 - Overflow interrupt request: 1 source
 INTTM3 generated upon overflow of TM3 register
- Timer/counter count clock sources: 2 types

(Selection of external pulse input, internal system clock cycle)

- One of two operation modes when the timer/counter overflows can be selected: free-running mode or overflow stop mode
- The timer/counter can be cleared by match of timer/counter and compare register
- External pulse output (TO3): 1
- TO3 output buffer set to off by INTP4 input (high-impedance state)

Remarks 1. fxx: Internal system clock

2. n = 0, 1

9.4.3 Function added to V850E/IA1

Timer 3 (TM3) of the V850E/IA2 has an added function to control TO3 output by using the INTP4 pin. This additional function can be used to forcibly stop TO3 output, if any abnormality is detected, by inputting a signal to the INTP4 pin. This TO3 output stop function can also be used even when the clock supply is stopped.

9.4.4 Basic configuration

Timer	Count	t Clock	Register	Read/Write	Generated	Capture	Timer
	Note 1	Note 2			Interrupt Signal	Trigger	Output S/R
Timer 3	fxx/2,	fxx/4,	TM3	Read	INTTM3	-	-
	fxx/4,	fxx/8,	CC30	Read/write	INTCC30	INTP30	TO3 (S)
	fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, fxx/256	fxx/16, fxx/32, fxx/64, fxx/128, fxx/256, fxx/256, fxx/512	CC31	Read/write	INTC31	INTP31	TO3 (R)


Table 9-13.	Timer 3	Configuration List
		Configuration List

Notes 1. When fxx is selected as the base clock (fcLK) of TM3

- 2. When fxx/2 is selected as the base clock (fclk) of TM3
- Remark fxx: Internal system clock S/R: Set/Reset

Figure 9-82 shows the block diagram of timer 3.





(1) Timer 3 (TM3)

TM3 functions as a 16-bit free-running timer or as an event counter for an external signal. Besides being mainly used for cycle measurement, TM3 can be used as pulse output. TM3 is read-only in 16-bit units.

Cautions 1. The TM3 register can only be read. If writing is performed to the TM3 register, the subsequent operation is undefined.

- 2. If the TM3CAE bit of the TMC30 register is cleared (0), a reset is performed asynchronously.
- 3. Continuous reading of TM3 is prohibited. If TM3 is continuously read, the second read value may differ from the actual value.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
ТМЗ																	FFFF680H	0000H
				1	1				1				1					

TM3 performs the count-up operations of an internal count clock or external count clock. Timer starting and stopping are controlled by the TM3CE bit of timer control register 30 (TMC30).

The internal or external count clock is selected by the ETI bit of timer control register 31 (TMC31).

(a) Selection of the external count clock

TM3 operates as an event counter.

When the ETI bit of timer control register 31 (TMC31) is set (1), TM3 counts the valid edges of the external clock input (TI3), synchronized with the internal count clock. The valid edge is specified by valid edge selection register (SESC).

Caution When using the INTP30, TI3, and TCLR3 pins as TI3 andTCLR3, either mask the interrupt signal to INTP30 or set CC3n in compare mode (n = 0 or 1).

(b) Selection of the internal count clock

TM3 operates as a free-running timer.

When an internal clock is specified as a count clock by timer control register 31 (TMC31), TM3 is counted up for each input clock cycle specified by the CS2 to CS0 bits of the TMC30 register.

Division by the prescaler can be selected for the count clock from among fcLk/2, fcLk/4, fcLk/8, fcLk/16, fcLk/32, fcLk/64, fcLk/128 and fcLk/256 by the TMC30 register (fcLk: base clock).

An overflow interrupt can be generated if the timer overflows. Also, the timer can be stopped following an overflow by setting the OST bit of the TMC31 register to 1.

Caution The count clock cannot be changed while the timer is operating.

The conditions when the TM3 register becomes 0000H are shown below.

(i) Asynchronous reset

- TM3CAE bit of TMC30 register = 0
- Reset input

(ii) Synchronous reset

- TM3CE bit of TMC30 register = 0
- The CC30 register is used as a compare register, and the TM3 and CC30 registers match when clearing the TM3 register is enabled (CCLR bit of the TMC31 register = 1)

(2) Capture/compare registers 30 and 31 (CC30 and CC31)


These capture/compare registers 30 and 31 are 16-bit registers.

They can be used as capture registers or compare registers according to the CMS1 and CMS0 bit specifications of timer control register 31 (TMC31).

These registers can be read/written in 16-bit units (however, write operations can only be performed in compare mode).

Caution Continuous reading of CC3n is prohibited. If CC3n is continuously read, the second read value may differ from the actual value. If CC3n must be read twice, be sure to read another register between the first and the second read operation.

Correct usage example	Incorrect usage example
CC30 read	CC30 read
CC31 read	CC30 read
CC30 read	CC31 read
CC31 read	CC31 read



(a) Setting these registers to capture registers (CMS1 and CMS0 of TMC31 = 0)

When these registers are set to capture registers, the valid edges of the corresponding external interrupt signals INTP30 and INTP31 are detected as capture triggers. The timer TM3 is synchronized with the capture trigger, and the value of TM3 is latched in the CC30 and CC31 registers (capture operation).

The valid edge of the INTP30 pin is specified (rising, falling, or both edges) according to the IES301 and IES300 bits of the SESC register, and the valid edge of the INTP31 pin is specified according to the IES311 and IES310 bits of the SESC register.

The capture operation is performed asynchronously to the count clock. The latched value is held in the capture register until the next capture operation is performed.

When the TM3CAE bit of timer control register 30 (TMC30) is 0, 0000H is read.

If these registers are specified as capture registers, an interrupt is generated by detecting the valid edge of the INTP30 and INTP31 signals.

Caution If the capture operation and the TM3 register count prohibit setting (TM3CE bit of TMC30 register = 0) timings conflict, the captured data becomes undefined, and no INTCC3n interrupt is generated (n = 0, 1).

(b) Setting these registers to compare registers (CMS1 and CMS0 of TMC31 = 1)

When these registers are set to compare registers, the TM3 and register values are compared for each count clock, and an interrupt is generated by a match. If the CCLR bit of timer control register 31 (TMC31) is set (1), the TM3 value is cleared (0) at the same time as a match with the CC30 register (it is not cleared (0) by a match with the CC31 register).

A compare register is equipped with a set/reset output function. The corresponding timer output (TO3) is set or reset, synchronized with the generation of a match signal.

The interrupt selection source differs according to the function of the selected register.

- Cautions 1. To write to capture/compare registers 30 and 31 (CC30, CC31), always set the TM3CAE bit to 1 first. When the TM3CAE bit is 0, even if writing to registers CC30 and CC31, the data that is written will be invalid because the reset is asynchronous.
 - Perform a write operation to capture/compare registers 30 and 31 after setting them to compare registers according to the TMC30 or TMC31 register setting. If they are set to capture registers (CMS1 and CMS0 bits of TMC31 register = 0), no data is written even if a write operation is performed to CC30 and CC31.
 - 3. When these registers are set to compare registers, INTP30 and INTP31 cannot be used as external interrupt input pins.

9.4.5 Control registers

(1) Timer 3 clock selection register (PRM03)

The PRM03 register is used to select the base clock (f_{CLK}) of timer 3 (TM3). This register can be read/written in 8-bit or 1-bit units.

Cautions 1. Always set this register before using the timer.

2. Set fclk to 32 MHz or less.

	7	6	5 0	4	3	2	0	0 PRM3	Address FFFFF690H	After reset 00H
	0	0	0		0	0		11100		0011
Bit position Bit name Function										
0		PRM3	0	cifies the b : fxx/2 (whe : fxx (when	en fxx > 32	MHz)	er 3 (TM3)			

(2) Timer control register 30 (TMC30)

The TMC30 register controls the operation of TM3. This register can be read/written in 8-bit or 1-bit units.

- Cautions 1. The TM3CAE bit and other bits cannot be set at the same time. Be sure to set the TM3CAE bit and then set the other bits and the other registers of TM3. When using an external pin related to the timer function when using timer 3, be sure to set (1) the CAE bit after setting the external pin to the control mode.
 - 2. If occurrence of an overflow contends with writing to the TMC30 register, the value of the TM30VF bit is the value written to the TMC30 register.

	<7>	6	5	4	3	2	<1>	<0>	Address	After reset				
MC30	TM3OVF	CS2	CS1 CS0 0 0 TM3CE TM3CAE		TM3CAE	FFFFF686H	00H							
	psition 7	Bit name TM3OVF	Flag 0 1 The inte the corr	Function Flag that indicates TM3 overflow. 0: No overflow 1: Overflow The TM3OVF bit becomes 1 when TM3 changes from FFFFH to 0000H. An overflow interrupt request (INTTM3) is generated at the same time. However, if CC30 is set to the compare mode (CMS0 bit of the TMC31 register = 1) and match clear during comparison of TM3 and CC30 is enabled (CCLR bit of TMC31 register = 1), and TM3 is cleared to 0000H following match at FFFFH, TM3 is considered to have been										
			clea gen The whil	erated and the erated. TM3OVF e the TM30	e TM3OVF bit holds a CAE bit = 0	⁼ bit does "1" until 0). Interrup	not become is written to ots by overfle	1, nor is the it or an asy ow and the	INTTM3 interrent Inchronous rese TM3OVF bit are his does not aff	upt t is applied				

(1/2)

(2/2)

Bit position	Bit name				Function					
6 to 4	CS2 to CS0	Selects the internal count clock for TM3.								
		cs	2 CS1	CS0	Count clock					
		0	0	0	fclk/2					
		0	0	1	fclk/4					
		0	1	0	fclk/8					
		0	1	1	fclk/16					
		1	0	0	fclk/32					
		1	0	1	fськ/64					
		1	1	0	fclк/128					
		1	1	1	fclк/256					
1	ТМЗСЕ		fclk: Base of the operatio							
1	ТМЗСЕ	Controls 0: Co	fcLK: Base of the operatio unt disabled unt operation	clock n of TM3. (timer stopped n performed.	aranteed. at 0000H and does not operate)					
1	ТМЗСЕ	Controls 0: Co 1: Co	fcLK: Base of the operatio unt disabled unt operation	clock n of TM3. (timer stopped n performed. = 0, the extern						
0	ТМЗСЕ	Controls 0: Co 1: Co Caution Controls 0: En	fcLK: Base of the operatio unt disabled unt operation If TM3CE (The active register). the internal of tire TM3 unit	clock n of TM3. (timer stopped n performed. = 0, the extern re level of TO3 count clock.	aranteed. at 0000H and does not operate) nal pulse output (TO3) becomes inactive lev 3 output is set with the ALV bit of the TMC31					

(3) Timer control register 31 (TMC31)

The TMC31 register controls the operation of TM3. This register can be read/written in 8-bit or 1-bit units.

- Cautions 1. Do not change the bits of the TMC31 register during timer operation. If they are to be changed, they must be changed after setting the TM3CE bit of the TMC30 register to 0. If the TMC31 register is overwritten during timer operation, the operation is not guaranteed.
 - 2. If the ENT1 bit and the ALV bit are changed simultaneously, a glitch (spike-shaped noise) may be generated in the TO3 pin output. Either design a circuit that will not malfunction even if a glitch is generated, or make sure that the ENT1 bit and the ALV bit do not change at the same time.
 - TO3 output remains unchanged by external interrupt signals (INTP30, INTP31). When using the TO3 signal, set the capture/compare register to the compare register (CMS1, CMS0 bits of TMC31 register = 1).

Remarks 1. A reset takes precedence for the flip-flop of the TO3 output.

2. When the A/D converter is set to the timer trigger mode, the match interrupt of the compare register becomes a start trigger for A/D conversion, and conversion begins. At this time, the compare register match interrupt also functions as a compare register match interrupt for the CPU. To prevent the generation of a compare register match interrupt for the CPU, disable interrupts with the interrupt mask bits (CC3MK0, CC3MK1) of the interrupt control registers (CC3IC0, CC3IC1).

	7	6	5	4	3	2	1	0	Address	After reset			
TMC31	OST	ENT1	ALV	ETI	CCLR	ECLR	CMS1	CMS0	FFFF688H	20H			
Bit p	osition	Bit nai	me				Funct	ion					
	7	OST		 Sets the operation when TM3 overflows. 0: Count operation continues after overflow (free-running mode) 1: After overflow, timer holds 0000H and stops count operation (overflow stop mode). At this time, the TM3CE bit of TMC30 remains 1. The count operation is resumed by again writing 1 to the TM3CE bit. 									
	6	ENT1		 Enables/disables output of external pulse output (TO3). 0: Disable external pulse output. Output of inactive level of ALV bit to TO fixed. TO3 pin level remains unchanged even if match signal from corresponding compare register is generated. 1: Enable external pulse output. Compare register match causes TO3 ou change. However, in capture mode, TO3 output does not change. An inactive level is output from when timer output is enabled until a match generated. Caution If either CC30 or CC31 is specified as a capture register, the bit must be set to 0. 									
	5	ALV		Specifies active level of external pulse output (TO3).0: Active level is low level.1: Active level is high level.									
	4	ETI		0: Spector to CS 1: Spector	S0 of TMC30	between ex lock (interr). al clock (TI	ternal clock al). The co	k and international of the second sec	al clock. an be selected selected with b				
	3	CCLR		0: Clear 1: Clear	sables TM3 ring disabled ring enabled ation).	d.			on. I TM3 match du	iring compare			
	2	ECLR		0: Clea	M3 clearing ring by TCLI ring by TCLI	R3 disable	d.		ter clearing).				
	1	CMS1		0: Regi	eration mod ster operate ster operate	s as captu	re register.		C31).				
	0	CMS0		Selects operation mode of capture/compare register (CC30).0: Register operates as capture register.1: Register operates as compare register.									

(4) Valid edge selection register (SESC)

This register specifies the valid edge of external interrupt requests (TI3, TCLR3, INTP30, INTP31) from an external pin.

The rising edge, the falling edge, or both rising and falling edges can be specified as the valid edge independently for each pin.

This register can be read/written in 8-bit or 1-bit units.

Caution Do not change the bits of the SESC register during timer operation. If they are to be changed, they must be changed after setting the TM3CE bit of the TMC30 register to 0. If the SESC register is overwritten during timer operation, the operation is not guaranteed.

0500	7	6	5	4	3	2	1	0	Address	After reset		
SESC	TES31	TES30	CES31	CES30	IES311 IES310		IES301	IES300	FFFF689H	00H		
TI3 TCLR3 INTP31 INTP30												
Bit position Bit name Function												
7	, 6	TES31, T	ES30	Specifies the valid edge of INTP30, INTP31 pins, TCLR3, and TI3 pins.								
5	, 4	CES31, C	ES30	xESn1	xESn0			Operatio	on			
				0	0	Falling edge						
3	, 2	IES311, II	ES310	0	1	Rising edge						
				1	0	Setting pr	ohibited					
1	, 0	IES301, II	ES300	1 1 Both rising and falling edges								
					•							
Remar	∙k n=3	, 30, 31										

(5) Timer 3 output control register (TO3C)

TO3C is a register that controls output of the TO3 pin. This register can be read/written in 8-bit or 1-bit units.

Caution The TO3 output stop status can be canceled by writing 0 to the TO3SP bit of this register.

	7	6	5	4	3	2	1	<0>	Address	After reset
тозс о		0	0	0	0	0	0	TO3SP	FFFFF6A0H	00H
Bit po	sition	Bit nan	ne				Func	tion		
()	TO3SP		0: Invalid (TO3 c 1: Valida (TO3 c	ates INTP output (the ces INTP4 output is st	4 pin input output buff pin input opped by th	er of the T ne valid ec	O3 pin is or	in by INTP4 pin n)). TP4 pin (the out n-impedance sta	put buffer of

The following table indicates the relationship between the setting of each register and the status of the TO3, P27, and INTP31 pins.

Table 9-14. Relationship Between Setting of Each Register and Status of TO3, P27, and INTP31 Pins

PMC27	PFC27	PM27	TO3SP		TO3/P27/INTP31	
Bit	Bit	Bit	Bit	Operation Mode of Pin	Output Buffer Status	Pin Function
0	×	0	×	Output port mode	On	Output port
0	×	1	×	Input port mode	Off	Input port
1	0	×	×	INTP31 input mode	Off	INTP31
1	1	×	0	TO3 output mode	On	ТОЗ
1	1	×	1		On/off ^{Note}	TO3/Hi-Z ^{Note}

Note If the TO3SP bit is set to 1 in TO3 output mode (PMC27 bit = 1 and PFC27 bit = 1), the output buffer of the TO3 pin is turned off and the TO3 pin goes into a high-impedance state if the specified valid interrupt edge is generated on the INTP4 pin.

To avoid turning off the output drive by valid edge input to the INTP4 pin, be sure to clear the TO3SP bit to 0.

The valid edge of the INTP4 pin is specified by bit 0 (ES40) and bit 1 (ES41) of the INTM2 register. Specifying the valid edge of the INTP4 pin (changing the ES40 and ES41 bits) is prohibited while timer 3 is operating.

Remark ×: Don't care (does not have to be set)


9.4.6 Operation


(1) Count operation

Timer 3 can function as a 16-bit free-running timer or as an external signal event counter. The setting for the type of operation is specified by timer control register 3n (TMC3n) (n = 0, 1).

When it operates as a free-running timer, if the CC30 or CC31 register and the TM3 count value match, an interrupt signal is generated and the timer output signal (TO3) can be set or reset. Also, a capture operation that holds the TM3 count value in the CC30 or CC31 register is performed, synchronized with the valid edge that was detected from the external interrupt request input pin as an external trigger. The capture value is held until the next capture trigger is generated.

Caution When using the INTP30, TI3, and TCLR3 pins as TI3 and TCLR3, either mask the interrupt signal to INTP30 or set the CC3n register to compare mode (n = 0 or 1).





(2) Overflow

When the TM3 register has counted the count clock from FFFFH to 0000H, the TM3OVF bit of the TMC30 register is set (1), and an overflow interrupt (INTTM3) is generated at the same time. However, if the CC30 register is set to compare mode (CMS0 bit = 1) and to the value FFFFH when match clearing is enabled (CCLR bit = 1), then the TM3 register is considered to be cleared and the TM3OVF bit is not set (1) when the TM3 register changes from FFFFH to 0000H. Also, the overflow interrupt (INTTM3) is not generated.

When the TM3 register is changed from FFFFH to 0000H because the TM3CE bit changes from 1 to 0, the TM3 register is considered to be cleared, but the TM3OVF bit is not set (1) and no INTTM3 interrupt is generated.

Also, timer operation can be stopped after an overflow by setting the OST bit of the TMC31 register to 1. When the timer is stopped due to an overflow, the count operation is not restarted until the TM3CE bit of the TMC30 register is set (1).

Operation is not affected even if the TM3CE bit is set (1) during a count operation.




Figure 9-84. Operation After Overflow (When OST = 1)

(3) Capture operation

The TM3 register has two capture/compare registers. These are the CC30 register and the CC31 register. A capture operation or a compare operation is performed according to the settings of both the CMS1 and CMS0 bits of the TMC31 register. If the CMS1 and CMS0 bits of the TMC31 register are set to 0, the register operates as a capture register.

A capture operation that captures and holds the TM3 count value asynchronously relative to the count clock is performed synchronized with an external trigger. The valid edge that is detected from an external interrupt request input pin (INTP30 or INTP31) is used as an external trigger (capture trigger). The TM3 count value during counting is captured and held in the capture register, synchronized with that capture trigger signal. The capture register value is held until the next capture trigger is generated.

Also, an interrupt request (INTCC30 or INTCC31) is generated by INTP30 or INTP31 signal input.

The valid edge of the capture trigger is set by valid edge selection register (SESC).

If both the rising and falling edges are set as capture triggers, the input pulse width from an external source can be measured. Also, if only one of the edges is set as the capture trigger, the input pulse cycle can be measured.




Figure 9-85. Capture Operation Example




Figure 9-86. TM3 Capture Operation Example (When Both Edges Are Specified)

(4) Compare operation

The TM3 register has two capture/compare registers. These are the CC30 register and the CC31 register. A capture operation or a compare operation is performed according to the settings of both the CMS1 and CMS0 bits of the TMC31 register. If 1 is set in the CMS1 and CMS0 bits of the TMC31 register, the register operates as a compare register.

A compare operation that compares the value that was set in the compare register and the TM3 count value is performed.

If the TM3 count value matches the value of the compare register, which had been set in advance, a match signal is sent to the output controller. The match signal causes the timer output pin (TO3) to change and an interrupt request signal (INTCC30, INTCC31) to be generated at the same time.

If the CC30 or CC31 register is set to 0000H, "0000H" after the TM3 register counts up from FFFFH to 0000H is judged as a match. In this case, the value of the TM3 register is cleared to 0 at the next count timing, but 0000H is not judged as a match at that time. 0000H when the TM3 register begins counting is not judged as a match either.

If match clearing is enabled (CCLR bit = 1) for the CC30 register, the TM3 register is cleared when a match with the TM3 register occurs during a compare operation.




Figure 9-87. Compare Operation Example (1/2)




Figure 9-87. Compare Operation Example (2/2)

(5) External pulse output

Timer 3 has one timer output pin (TO3).

An external pulse output (TO3) is generated when a match of the two compare registers (CC30 and CC31) and the TM3 register is detected.


If a match is detected when the TM3 count value and the CC30 value are compared, the output level of the TO3 pin is set. Also, if a match is detected when the TM3 count value and the CC31 value are compared, the output level of the TO3 pin is reset.

The output level of the TO3 pin can be specified by the TMC31 register.

ENT1	ALV	TO3 Output									
		External Pulse Output	Output Level								
0	0	Disable	High level								
0	1	Disable	Low level								
1	0	Enable	When the CC30 register is matched: Low level When the CC31 register is matched: High level								
1	1	Enable	When the CC30 register is matched: High level When the CC31 register is matched: Low level								

 Table 9-15.
 TO3 Output Control





(6) TO3 output control function by INTP4 pin


Output of the TO3 pin can be forcibly stopped by inputting a signal to the INTP4 pin if an abnormality is detected in the power system of a motor.

If the TO3 output mode is set (PMC27 = 1 and PFC27 = 1) and if the specified valid edge is generated on the INTP4 pin after the TO3SP bit of the timer 3 output control register (TO3C) has been set to 1, the output buffer of the TO3 pin can be turned off (the TO3 pin goes into a high-impedance state).

To resume output of the TO3 pin (output buffer = on) after output of the TO3 pin has been stopped (output buffer = off) by the valid edge of the INTP4 pin, rewrite the TO3SP bit from "1" to "0".

The valid edge of the INTP4 pin can be specified by the ES40 and ES41 bits of the external interrupt mode register 2 (INTM2).

Figure 9-89. Example of Operation of TO3 Output Control Function by INTP4 Pin (in TO3 Output Mode (PMC27 Bit = 1 and PFC27 Bit = 1))





9.4.7 Application examples

(1) Interval timer

By setting the TMC30 and TMC31 registers as shown in Figure 9-90, timer 3 operates as an interval timer that repeatedly generates interrupt requests with the value that was set in advance in the CC30 register as the interval.

When the counter value of the TM3 register matches the setting value of the CC30 register, the TM3 register is cleared (0000H) and an interrupt request signal (INTCC30) is generated at the same time that the count operation resumes.








Figure 9-91. Interval Timer Operation Timing Example

(2) PWM output

By setting the TMC30 and TMC31 registers as shown in Figure 9-92, timer 3 can output a PWM of the frequency determined by the setting of the CS2 to CS0 bits of the TMC30 register with the values that were set in advance in the CC30 and CC31 registers as the intervals.

When the counter value of the TM3 register matches the setting value of the CC30 register, the TO3 output becomes active. Then, when the counter value of the TM3 register matches the setting value of the CC31 register, the TO3 output becomes inactive. The TM3 register continues counting, and when an overflow occurs, clears the count value to 0000H and continues counting. This enables a PWM of the frequency determined by the setting of the CS2 to CS0 bits of the TMC30 register to be output. When the setting value of the CC31 register and the setting value of the CC31 register are the same, the TO3 output remains inactive and does not change.

The active level of TO3 output can be set by the ALV bit of the TMC31 register.




Figure 9-92. Contents of Register Settings When Timer 3 Is Used for PWM Output




Figure 9-93. PWM Output Operation Timing Example

(3) Cycle measurement

By setting the TMC30 and TMC31 registers as shown in Figure 9-94, timer 3 can measure the cycle of signals input to the INTP30 pin or INTP31 pin.

The valid edge of the INTP30 pin is selected according to the IES301 and IES300 bits of the SESC register, and the valid edge of the INTP31 pin is selected according to the IES311 and IES310 bits of the SESC register. Either the rising edge, the falling edge, or both edges can be selected as the valid edges of both pins.

If the CC30 register is set to a capture register and TM3 is started, the valid edge input of the INTP30 pin is set as the trigger for capturing the TM3 register value in the CC30 register. When this value is captured, an INTCC30 interrupt is generated.

Similarly, if the CC31 register is set to a capture register and TM3 is started, the valid edge input of the INTP31 pin is set as the trigger for capturing the TM3 register value in the CC31 register. When this value is captured, an INTCC31 interrupt is generated.

The cycle of signals input to the INTP30 pin is calculated by obtaining the difference between the TM3 register's count value (Dx) that was captured in the CC30 register according to the x-th valid edge input of the INTP30 pin and the TM3 register's count value (D(x+1)) that was captured in the CC30 register according to the (x+1)-th valid edge input of the INTP30 pin and multiplying the value of this difference by the cycle of the clock control signal.

The cycle of signals input to the INTP31 pin is calculated by obtaining the difference between the TM3 register's count value (Dx) that was captured in the CC31 register according to the x-th valid edge input of the INTP31 pin and the TM3 register's count value (D(x+1)) that was captured in the CC31 register according to the (x+1)-th valid edge input of the INTP31 pin and multiplying the value of this difference by the cycle of the clock control signal.

TMC30	0/1	0/1	0/1	0/1	0	0	1	1	
									Supply input clocks to internal units Enable count operation
	OS	ENT1	ALV	ETI	CCLR	ECLR	CMS1	CMS0	
TMC31	0	0/1	0/1	0/1	0/1	0/1	0	0	
									Use CC30 register as capture register (when measuring the cycle of INTP30 input)
									Use CC31 register as capture register (when measuring the cycle of INTP31 input)
									Continue counting after TM3 register overflows
_	~ / /	Set to (

Figure 9-94. Contents of Register Settings When Timer 3 Is Used for Cycle Measurement




Figure 9-95. Cycle Measurement Operation Timing Example

9.4.8 Cautions

Various cautions concerning timer 3 are shown below.

- (1) If a conflict occurs between the reading of the CC30 register and a capture operation when the CC30 register is used in capture mode, an external trigger (INTP30) valid edge is detected and an external interrupt request signal (INTCC30) is generated, but the timer value is not stored in the CC30 register.
- (2) If a conflict occurs between the reading of the CC31 register and a capture operation when the CC31 register is used in capture mode, an external trigger (INTP31) valid edge is detected and an external interrupt request signal (INTCC31) is generated, but the timer value is not stored in the CC31 register.
- (3) The following bits and registers must not be rewritten during operation (TMC30 register TM3CE = 1).
 - CS2 to CS0 bits of TMC30 register
 - TMC31 register
 - SESC register
- (4) The TM3CAE bit of the TMC30 register is a TM3 reset signal. To use TM3, first set (1) the TM3CAE bit.
- (5) The analog noise elimination time + two cycles of the input clock are required to detect a valid edge of the external interrupt input (INTP30 or INTP31) and external clock input (TI3). Therefore, edge detection will not be performed normally for changes that are less than the analog noise elimination time + two cycles of the input clock. For the analog noise elimination, refer to **12.4 Noise Eliminator**.
- (6) The operation of an external interrupt output (INTCC30 or INTCC31) is automatically determined according to the operating state of the capture/compare registers 30, 31 (CC30, CC31). When the capture/compare register is used for a capture mode, the external trigger (INTP30, INTP31) is used for valid edge detection. When the capture/compare register is used for a compare mode, the external interrupt output is used for a match interrupt indicating a match with the TM3 register.
- (7) If the ENT1 and ALV bits of the TMC31 register are changed at the same time, a glitch (spike shaped noise) may be generated in the TO3 pin output. Either create a circuit configuration that will not malfunction even if a glitch is generated or make sure that the ENT1 and ALV bits do not change at the same time.

9.5 Timer 4

9.5.1 Features (timer 4)

Timer 4 (TM4) functions as a 16-bit interval timer.

9.5.2 Function overview (timer 4)

- 16-bit interval timer: 1 channel
- Compare register: 1
- Count clock selected from divisions of internal system clock (set the frequency of the count clock to 16 MHz or less)
- Base clock (fclk): 1 type (set fclk to 32 MHz or less) fxx/2
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

Division Ratio	Base Clock (fclk)
1/2	fxx/4
1/4	fxx/8
1/8	fxx/16
1/16	fxx/32
1/32	fxx/64
1/64	fxx/128
1/128	fxx/256
1/256	fxx/512

- Interrupt request source: 1
 - Compare match interrupt
 - INTCM4 generated by CM4 match signal
- Timer clear

The TM4 register can be cleared by a CM4 register match.

Remark fxx: Internal system clock


9.5.3 Basic configuration

Timer	Count Clock	Register	Read/Write	Generated Interrupt Signal	Capture Trigger	Timer Output S/R	Other Functions
Timer 4	fxx/4, fxx/8, fxx/16, fxx/32,	TM4	Read	-	-	-	_
	fxx/64, fxx/128, fxx/256, fxx/512	CM4	Read/write	INTCM4	-	-	-

Table 9-16. Timer 4 Configuration List

Remark fxx: Internal system clock S/R: Set/Reset

Figure 9-96 shows the block diagram of timer 4.





(1) Timer 4 (TM4)

TM4 is a 16-bit timer. It is mainly used as an interval timer for software. Starting and stopping TM4 is controlled by the TM4CE0 bit of timer control register 4 (TMC4). Division by the prescaler can be selected for the count clock from among fxx/4, fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, fxx/256, and fxx/512 by the CS2 to CS0 bits of the TMC4 register (fxx: Internal system clock). TM4 is read-only in 16-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
TM4																	FFFF540H	0000H

The conditions under which the TM4 register becomes 0000H are shown below.

- Reset input
- TM4CAE0 bit = 0
- TM4CE0 bit = 0
- Match of TM4 register and CM4 register
- Overflow
 - Cautions 1. If the TM4CAE0 bit of the TMC4 register is cleared (0), a reset is performed asynchronously.
 - 2. If the TM4CE0 bit of the TMC4 register is cleared (0), a reset is performed, synchronized with the internal clock. Similarly, a synchronized reset is performed after a match with the CM4 register and after an overflow.
 - 3. The count clock must not be changed during a timer operation. If it is to be overwritten, it should be overwritten after the TM4CE0 bit is cleared (0).
 - 4. Up to 4 clocks are required after a value is set in the TM4CE0 bit until the set value is transferred to internal units. When a count operation begins, the count cycle from 0000H to 0001H differs from subsequent count cycles.
 - 5. After a compare match is generated, the timer is cleared at the next count clock. Therefore, if the division ratio is large, the timer value may not be zero even if the timer value is read immediately after a match interrupt is generated.

(2) Compare register 4 (CM4)

CM4 and the TM4 register count value are compared, and an interrupt request signal (INTCM4) is generated when a match occurs. TM4 is cleared, synchronized with this match. If the TM4CAE0 bit of the TMC4 register is set to 0, a reset is performed asynchronously, and the registers are initialized.

The CM4 register has a master/slave configuration. When a write operation to a CM4 register is performed, data is first written to the master register and then the master register data is transferred to the slave register. In a compare operation, the slave register value is compared with the count value of the TM4 register. When a read operation to the CM4 register is performed, data on the master side is read out. CM4 can be read/written in 16-bit units.

- Cautions 1. A write operation to the CM4 register requires 4 clocks until the value that was set in the CM4 register is transferred to internal units. When writing continuously to the CM4 register, be sure to reserve a time interval of at least 4 clocks.
 - 2. The CM4 register can be overwritten only once in a single TM4 register cycle (from 0000H until an INTCM4 interrupt is generated due to a match of the TM4 register and CM4 register). If this cannot be secured by the application, make sure that the CM4 register is not overwritten during timer operation.
 - 3. Note that an INTCM4 interrupt will be generated after an overflow if a value less than the counter value is written in the CM4 register during TM4 register operation (Figure 9-97).

	13 12	11 10	98	7	6	5 4	43	2	1	0	Address	After reset
CM4											FFFF542H	0000H




Figure 9-97. Example of Timing During TM4 Operation

9.5.4 Control register

(1) Timer control register 4 (TMC4)

The TMC4 register controls the operation of timer 4. This register can be read/written in 8-bit or 1-bit units.

Caution The TM4CAE0 bit and other bits cannot be set at the same time. Be sure to set the TM4CAE0 bit and then set the other bits and the other registers of TM4.

	7	6	5	4	3	2		<0>	Address	After reset 00H		
тмс	0	CS2	CS1	1 CS0 0 0 TM4CE0 TM4CAE0 FFFF544H								
	Ditassitiss	Ditmon					Europeiano.					
	Bit position	Bit nar	-	Function								
	6 to 4	CS2 to 0	SO S	Selects the TM4 count clock.								
				CS2	CS1	CS0	Count clock					
				0	0	0	fxx/4					
				0	0	1	fxx/8					
				0	1	0	fxx/16					
				0	1	1	fxx/32					
				1	0	0	fxx/64					
				1	0	1	fxx/128					
				1	1	0	fxx/256					
				1	1	1	fxx/512					
	1	TM4CE0) C	bi	t to 0. If peration,	the CS2 t the opera	-	overwritte	er setting the n during timer			
	1	TM4CE0		bi op controls the 0: Count of 1: Count of caution TI	t to 0. If peration, operatior disabled (operation ne TM4CI	the CS2 to the operation of TM4. timer stop performe E0 bit is r	to CS0 bits are ation is not gu oped at 0000H d not cleared ev	e overwritte laranteed. and does no en if a matc	n during timer	by the		
	1	TM4CE0		bi op controls the 0: Count of 1: Count of caution TI	t to 0. If operation, disabled (operation ne TM4CI ompare o	the CS2 to the operation of TM4. timer stop performe E0 bit is r	to CS0 bits are ation is not gu oped at 0000H d not cleared ev	e overwritte laranteed. and does no en if a matc	n during timer ot operate) h is detected I	by the		
	0	TM4CE0	c	bi ontrols the 0: Count of 1: Count of count of the bi controls the 0: Entire of stoppe	t to 0. If peration, operatior disabled (operation ne TM4CI ompare o t. internal c TM4 unit a d.	the CS2 the the operation of TM4. timer stop performe E0 bit is reperation.	to CS0 bits are ation is not gu oped at 0000H d not cleared ev . To stop the o	e overwritte laranteed. and does no en if a matc count opera	n during timer ot operate) h is detected I	by the TM4CE0		
			C E0 C	bi controls the 0: Count of aution TI co bi controls the 0: Entire stoppe 1: Base c autions 1.	t to 0. If peration, operation disabled (operation me TM4Cl ompare o t. internal c TM4 unit a d. lock (fcLk) When T asynchi	the CS2 the the operation of TM4. timer stop performe E0 bit is reperation. count clock asynchror supplied M4CAE0 ronously.	to CS0 bits are ation is not gu opped at 0000H d not cleared ev . To stop the k. nously reset. E to TM4 unit. = 0 is set, the	e overwritte laranteed. and does no en if a mato count opera ase clock (fo TM4 unit ca	n during timer of operate) th is detected I ation, clear the cuk) supply to Tf	by the TM4CE0		
			C E0 C	bi controls the 0: Count of aution TI co bi controls the 0: Entire stoppe 1: Base c autions 1.	t to 0. If peration, operation disabled (operation te TM4Cl ompare o t. internal c TM4 unit a d. lock (fcLK) When T asynchi	the CS2 the the operation of TM4. It imer stop performe E0 bit is reperation. It is asynchror supplied M4CAE0 ronously. M4CAE0	to CS0 bits are ation is not gu opped at 0000H d not cleared ev . To stop the k. nously reset. E to TM4 unit. = 0 is set, the	e overwritte laranteed. and does no en if a mato count opera ase clock (fo TM4 unit ca	n during timer of operate) th is detected l ation, clear the	by the TM4CE0		

9.5.5 Operation

(1) Compare operation

TM4 can be used for a compare operation in which the value that was set in the compare register (CM4) is compared with the TM4 count value.

If a match is detected by the compare operation, an interrupt (INTCM4) is generated. The generation of the interrupt causes TM4 to be cleared (0) at the next count timing. This function enables timer 4 to be used as an interval timer.

CM4 can also be set to 0. In this case, when an overflow occurs and TM4 becomes 0, a match is detected and INTCM4 is generated. Although the TM4 value is cleared (0) at the next count timing, INTCM4 is not generated by this match.




Figure 9-98. TM4 Compare Operation Example (1/2)




Figure 9-98. TM4 Compare Operation Example (2/2)

9.5.6 Application example

(1) Interval timer

This section explains an example in which timer 4 is used as an interval timer with 16-bit precision. Interrupt requests (INTCM4) are output at equal intervals (refer to **Figure 9-98 TM4 Compare Operation Example**). The setting procedure is shown below.

- <1> Set (1) the TM4CAE0 bit.
- <2> Set each register.
 - Select the count clock using the CS2 to CS0 bits of the TMC4 register.
 - Set the compare value in the CM4 register.
- <3> Start counting by setting (1) the TM4CE0 bit.
- <4> If the TM4 register and CM4 register values match, the INTCM4 interrupt is generated.
- <5> INTCM4 interrupts are generated thereafter at equal intervals.

9.5.7 Cautions


Various cautions concerning timer 4 are shown below.


- (1) To operate TM4, first set (1) the TM4CAE0 bit of the TMC4 register.
- (2) Up to 4 clocks are required after a value is set in the TM4CE0 bit of the TMC4 register until the set value is transferred to internal units. When a count operation begins, the count cycle from 0000H to 0001H differs from subsequent count cycles.
- (3) To initialize the TM4 register status and start counting again, clear (0) the TM4CE0 bit and then set (1) the TM4CE0 bit after an interval of 4 clocks has elapsed.
- (4) Up to 4 clocks are required until the value that was set in the CM4 register is transferred to internal units. When writing continuously to the CM4 register, be sure to secure a time interval of at least 4 clocks.
- (5) The CM4 register can be overwritten only once during a timer/counter operation (from 0000H until the INTCM4 interrupt is generated due to a match of the TM4 register and CM4 register). If this cannot be secured, make sure that the CM4 register is not overwritten during a timer/counter operation.
- (6) The count clock must not be changed during a timer operation. If it is to be overwritten, it should be overwritten after the TM4CE0 bit is cleared (0). If the count clock is overwritten during a timer operation, operation cannot be guaranteed.
- (7) An INTCM4 interrupt will be generated after an overflow if a value less than the counter value is written in the CM4 register during TM4 register operation.

9.6 Timer Connection Function

9.6.1 Overview

The V850E/IA2 provides a function to connect timer 1 and timer 2.





9.6.2 Control register

(1) Timer connection selection register 0 (TMIC0)

The TMIC0 register enables/disables input of the INTCM100 and INTCM101 signals to the CVSEn0/CVPEn0 registers (n = 1, 2).

This register can be read/written in 8-bit or 1-bit units.

_	7	6	5	4	3	2	1	0	Address	After reset				
TMIC0	0	0	0	0	TMIC3	TMIC2	TMIC1	TMIC0	FFFF620H	00H				
		1												
Bit pos	sition	Bit nar	me				Functi	on						
3		TMIC3 Enables/disables input of INTCM101 signal to CVSE20/CVPE20 registers.												
				0: INTCM101 signal not input to CVSE20/CVPE20 registers.										
				1: INTCM101 signal input to CVSE20/CVPE20 registers.										
2		TMIC2		Enables/disables input of INTCM100 signal to CVSE20/CVPE20 registers.										
					M100 signal	•			0					
				1: INTCM100 signal input to CVSE20/CVPE20 registers.										
1		TMIC1		Enables/disables input of INTCM101 signal to CVSE10/CVPE10 registers.										
				0: INTCM101 signal not input to CVSE10/CVPE10 registers.										
				1: INTCM101 signal input to CVSE10/CVPE10 registers.										
0		TMIC0		Enables/dis	ables input	00 signal t	o CVSE10/	CVPE10 registe	rs.					
				0: INTCM100 signal not input to CVSE10/CVPE10 registers.										
1: INTCM100 signal input to CVSE10/CVPE10 registers.														

CHAPTER 10 SERIAL INTERFACE FUNCTION

10.1 Features

The serial interface function provides two types of serial interfaces combining a total of four transmit/receive channels. Three of these channels can be used simultaneously.

The two interface formats are as follows.

- (1) Asynchronous serial interfaces (UART0, UART1): 2 channels
- (2) Clocked serial interfaces (CSI0, CSI1): 2 channels

UART0, UART1, in which one byte of serial data is transmitted/received following a start bit, support full-duplex communication. In the UART1 interface, one higher bit is added to 8 bits of transmit/receive data, enabling communication using 9-bit data.

CSI0 and CSI1 perform data transfer according to three types of signals: serial clocks (SCK0, SCK1), serial inputs (SI0, SI1), and serial outputs (SO0, SO1) (3-wire serial I/O).

10.1.1 Selecting UART1 or CSI1 mode

UART1 and CSI1 of the V850E/IA2 share pins, and therefore these interfaces cannot be used at the same time. Select UART1 or CSI1 in advance by using the port 3 mode control register (PMC3) and port 3 function control register (PFC3) (refer to **12.3.4 Port 3**).

Caution UART1 or CSI1 transmission/reception operations are not guaranteed if the mode is changed during transmission or reception. Be sure to disable the operation of the unit that is not used.

	7	6		5	4	3		2	1	0	Address	After reset
PMC3	0	0		0	PMC34	PMC	33	PMC32	PMC31	PMC30	FFFFF446H	00H
_	7	6		5	4	3		2	1	0	Address	After reset
PFC3	0	0		0	PFC34 PFC33		33	PFC32	0	0	FFFFF466H	00H
		Г			1							
			PF	-C3n	PMC3	n		Ope	eration mo	de		
				0	0		Port I/O mode					
				0	1	UA		RT1 mode	node			
				1	0		Port I/O mode					
				1	1		CSI	1 mode				
		_	_									
			Rema	ark n:	= 2 to 4							

Figure 10-1. Selecting Mode of UART1 or CSI1

10.2 Asynchronous Serial Interface 0 (UART0)

10.2.1 Features

 \star

- Transfer rate: 300 bps to 1,250 kbps (using a dedicated baud rate generator and an internal system clock of 40 MHz)
- Full-duplex communications
 On-chip reception buffer register 0 (RXB0)
 On-chip transmission buffer register 0 (TXB0)
- Two-pin configuration^{Note} TXD0: Transmit data output pin
 - RXD0: Receive data input pin
- Reception error detection functions
 - Parity error
 - Framing error
 - Overrun error
- Interrupt sources: 3 types
 - Reception error interrupt (INTSER0):
 - Reception completion interrupt (INTSR0):

Interrupt is generated according to the logical OR of the three types of reception errors

Interrupt is generated when receive data is transferred from the shift register to reception buffer register 0 after serial transfer is completed during a reception enabled state

- Transmission completion interrupt (INTST0): Interrupt is generated when the serial transmission of transmit data (8 or 7 bits) from the shift register is completed
- The character length of transmit/receive data is specified by to the ASIM0 register
- Character length: 7 or 8 bits
- Parity functions: Odd, even, 0, or none
- Transmission stop bits: 1 or 2 bits
- On-chip dedicated baud rate generator

Note The SCK and CTS pins are not available for UART0.

10.2.2 Configuration

UART0 is controlled by asynchronous serial interface mode register 0 (ASIM0), asynchronous serial interface status register 0 (ASIS0), and asynchronous serial interface transmission status register 0 (ASIF0). Receive data is maintained in reception buffer register 0 (RXB0), and transmit data is written to transmission buffer register 0 (TXB0). Figure 10-2 shows the configuration of asynchronous serial interface 0 (UART0).

(1) Asynchronous serial interface mode register 0 (ASIM0)

The ASIMO register is an 8-bit register for specifying the operation of the asynchronous serial interface.

(2) Asynchronous serial interface status register 0 (ASIS0)

The ASIS0 register consists of a set of flags that indicate the error contents when a reception error occurs. The various reception error flags are set (1) when a reception error occurs and are reset (0) when the ASIS0 register is read.

(3) Asynchronous serial interface transmission status register 0 (ASIF0)

The ASIF0 register is an 8-bit register that indicates the status when a transmit operation is performed. This register consists of a transmission buffer data flag, which indicates the hold status of TXB0 data, and the transmission shift register data flag, which indicates whether transmission is in progress.

(4) Reception control parity check

The receive operation is controlled according to the contents set in the ASIM0 register. A check for parity errors is also performed during a receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASIS0 register.

(5) Reception shift register

This is a shift register that converts the serial data that was input to the RXD0 pin to parallel data. One byte of data is received, and if a stop bit is detected, the receive data is transferred to the reception buffer register 0 (RXB0).

This register cannot be directly manipulated.

(6) Reception buffer register 0 (RXB0)

RXB0 is an 8-bit buffer register for holding receive data. When 7 characters are received, 0 is stored in the MSB.

During a reception enabled state, receive data is transferred from the reception shift register to the RXB0, synchronized with the end of the shift-in processing of one frame.

Also, the reception completion interrupt request (INTSR0) is generated by the transfer of data to the RXB0.

(7) Transmission shift register

This is a shift register that converts the parallel data that was transferred from the transmission buffer register 0 (TXB0) to serial data.

When one byte of data is transferred from the TXB0, the shift register data is output from the TXD0 pin. This register cannot be directly manipulated.

(8) Transmission buffer register 0 (TXB0)

TXB0 is an 8-bit buffer for transmit data. A transmit operation is started by writing transmit data to TXB0. The transmission completion interrupt request (INTST0) is generated synchronized with the completion of transmission of one frame.

(9) Addition of transmission control parity

A transmit operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXB0 register, according to the contents that were set in the ASIM0 register.




Figure 10-2. Asynchronous Serial Interface 0 Block Diagram

10.2.3 Control registers

(1) Asynchronous serial interface mode register 0 (ASIM0)

The ASIM0 register is an 8-bit register that controls the UART0 transfer operation. This register can be read/written in 8-bit or 1-bit units.

Caution When using UART0, be sure to set the external pins related to UART0 functions to the control made before setting clock select register 0 (CKSR0) and the baud rate generator control register (BRGC0), and then set the UARTCAE0 bit to 1. Then set the other bits.

	<7>	<6>	<5>	4	3	2	1	0	Address	After reset
SIMO	UARTCAE0	TXE0	RXE0	PS1	PS0	CL	SL	ISRM	FFFFFA00H	01H
		-								
E	Bit position	Bit na	ime				Functior	ו		
	7 UARTCAE0				lock supply s clock to L	to UART0 JART0. C AE0 = 0 , I	UART0 is a	-	ously reset.	
				 If UARTCAE0 = 0, UART0 is reset. To operate UART0, first set UARTCAE0 to 1. If the UARTCAE0 bit is changed from 1 to 0, all the registers of UART0 are initialized. To set UARTCAE0 to 1 again, be sure to re-set the registers of UART0. 						
				The output o			nigh when t	ransmissio	n is disabled, re	egardless of
	6 TXE0									
			,		startup. S 0 to stop. To initializ after lettin bit again.	Set the UA ze the trar ng 2 Clock If the TXI ssful. (For	RTCAE0 t nsmission c cycles (b E0 bit is no details ab	bit to 0 afte unit, clear ase clock) ot set again	ARTCAE0 bit t er setting the T (0) the TXE0 I elapse, set (1 n, initializatior ise clock, refe	TXE0 bit to bit, and) the TXE0 n may not

(2/3)

5	Bit name			Function	
5	RXE0	Enables/dis 0: Disable 1: Enables	s receptio	n	
			startup. 0 to sto To initia after let bit agai be succ	Set the UARTCAE0 bit to p. Ilize the reception unit sta ting 2 Clock cycles (base n. If the RXE0 bit is not se	the UARTCAE0 bit to 1 at o after setting the RXE0 bit to tus, clear (0) the RXE0 bit, and clock) elapse, set (1) the RXE0 et again, initialization may not the base clock, refer to 10.2.6
4, 3	PS1, PS0	Controls par	rity bit.		
		PS1	PS0	Transmit operation	Receive operation
		0	0	Don't output parity bit	Receive with no parity
		0	1	Output 0 parity	Receive as 0 parity
		1	0	Output odd parity	Judge as odd parity
		1	1	Output even parity	Judge as even parity
		2	perform	rity" is selected for recept	ion, no parity judgment is nterrupt is generated because a not set.
		 Even par If the tran bit is set bit is clea in the tran During reasons 	If "0 par perform the PE I ity nsmit data (1). If it c ared (0). nsmit data eception, t	rity" is selected for recept red. Therefore, no error in bit of the ASIS0 register is a contains an odd number of ontains an even number of a This controls the number of a and the parity bit so that it he number of bits with the v	bits with the value "1", the parity bits with the value "1", the parity bits with the value "1", the parity bits with the value "1" contained is an even number. alue "1" contained in the receive
		 Even par If the tran bit is set bit is clea in the tran During reasons 	If "0 par perform the PE I ity nsmit data (1). If it c ared (0). nsmit data eception, t the parity d.	rity" is selected for recept red. Therefore, no error in bit of the ASIS0 register is a contains an odd number of ontains an even number of a This controls the number of a and the parity bit so that it he number of bits with the v	bits with the value "1", the parity bits with the value "1", the parity bits with the value "1", the parity bits with the value "1" contained is an even number.
		 Even part If the tran bit is set bit is cleat in the tran During red data and generate Odd part In contra "1" conta During red 	If "0 par perform the PE I ity asmit data (1). If it c ared (0). – ared (0). – ared (0). – ared (0). – ared (0). – the parity d.	rity" is selected for recept red. Therefore, no error in bit of the ASIS0 register is contains an odd number of ontains an even number of a fhis controls the number of a and the parity bit so that it he number of bits with the v bit is counted, and if the number parity, odd parity controls the transmit data and the parity he number of bits with the v	bits with the value "1", the parity bits with the value "1", the parity bits with the value "1", the parity bits with the value "1" contained is an even number. alue "1" contained in the receive
proce	-	 Even par If the tran bit is set bit is cleating in the tran During reduced data and generate Odd pari In contra "1" contra "1" contra data and generate disabled, these procession 	If "0 par perform the PE I ity asmit data (1). If it c ared (0). ⁻ ared (0). ⁻ asmit data eception, t the parity d. ty st to even ined in the eception, t the parity d. e recept ng to re	rity" is selected for recept red. Therefore, no error in bit of the ASIS0 register is contains an odd number of ontains an even number of l This controls the number of a and the parity bit so that it he number of bits with the v bit is counted, and if the number e transmit data and the parit he number of bits with the v bit is counted, and if the number of bits with the v bit is counted, and if the number of bits with the v bit is counted, and if the number of bits with the v bit is counted, and if the number of bits with the v	terrupt is generated because not set. bits with the value "1", the parity bits with the value "1", the parity bits with the value "1" contained is an even number. ratue "1" contained in the receive umber is odd, a parity error is he number of bits with the value ty bit so that it is an odd number. ratue "1" contained in the receive

(3/3)

Bit position	Bit name	Function
4, 3	PS1, PS0	 0 parity 0 parity During transmission, the parity bit is cleared (0) regardless of the transmit data. During reception, no parity error is generated because no parity bit is checked. No parity No parity bit is added to transmit data. During reception, the receive data is considered to have no parity bit. No parity error is generated because there is no parity bit.
2	CL	Specifies character length of 1 frame of transmit/receive data. 0: 7 bits 1: 8 bits Caution To overwrite the CL bit, first clear (0) the TXE0 and RXE0 bits.
1	SL	Specifies stop bit length of transmit data. 0: 1 bit 1: 2 bits Cautions 1. To overwrite the SL bit, first clear (0) the TXE0 bit. 2. Since reception is always done with a stop bit length of 1, the SL bit setting does not affect receive operations.
0	ISRM	 Enables/disables generation of reception completion interrupt requests when an error occurs. 0: Generate a reception error interrupt request (INTSER0) as an interrupt when an error occurs. In this case, no reception completion interrupt request (INTSR0) is generated. 1: Generate a reception completion interrupt request (INTSR0) as an interrupt when an error occurs. In this case, no reception completion interrupt request (INTSR0) as an interrupt when an error occurs. In this case, no reception error interrupt request (INTSR0) as an interrupt when an error occurs. In this case, no reception error interrupt request (INTSR0) is generated.

(2) Asynchronous serial interface status register 0 (ASIS0)

The ASIS0 register, which consists of 3-bit error flags (PE, FE and OVE), indicates the error status when UART0 reception is complete.

The status flag, which indicates a reception error, always indicates the status of the error that occurred most recently. That is, if the same error occurred several times before the receive data was read, this flag would hold only the status of the error that occurred last.

The ASIS0 register is cleared to 00H by a read operation. When a reception error occurs, reception buffer register 0 (RXB0) should be read and the error flag should be cleared after the ASIS0 register is read. This register is read-only in 8-bit units.

Caution When the UARTCAE0 bit or RXE0 bit of the ASIM0 register is set to 0, or when the ASIS0 register is read, the PE, FE, and OVE bits of the ASIS0 register are cleared (0).

	7	6	5	4	3	2	1	0	Address	After reset	
IS0	0	0	0	0	0	PE	FE	OVE	FFFFFA03H	00H	
									-		
Γ	Bit position	Bit r	ame				Functio	n			
	2	PE		This is a sta	tus flag tha	at indicates	a parity er	ror.			
				0: When t	he ASIM0	register's L	IARTCAE0	and RXE0) bits are both	set to 0, or	
				when th	ne ASIS0 r	egister has	been read				
				1: When reception was completed, the transmit data parity did not match the							
				parity b	it						
				- ·· -							
					-	ion of the l 60 bits of t			ling to the set	tings of the	
	1	FE		This is a sta				0			
					•		Ũ) bits are both	set to 0, or	
				when the ASIS0 register has been read							
				1: When reception was completed, no stop bit was detected							
						e data stop bit length.	-	the first b	it is checked	regardless	
	0	OVE		This is a sta		•		n error.			
				0: When the ASIM0 register's UARTCAE0 and RXE0 bits are both 0, or when							
				the ASIS0 register has been read.							
				1: UART0	completed	d the next r	eceive ope	ration befo	re reading the	RXB0	
				receive	data.						
				Caution W	/hen an o	verrun erro	or occurs,	the next r	eceive data va	alue is not	
				M	ritten to t	he RYR0 r	anistar and	the date	is discarded.		

(3) Asynchronous serial interface transmission status register 0 (ASIF0)

The ASIF0 register, which consists of 2-bit status flags, indicates the status during transmission. By writing the next data to the TXB0 register after data is transferred from the TXB0 register to the transmission shift register, transmit operations can be performed continuously without suspension even during an interrupt interval. When transmission is performed continuously, data should be written after referencing the TXBF0 bit of the ASIF0 register to prevent writing to the TXB0 register by mistake. This register is read-only in 8-bit or 1-bit units.

	7	6	5	4	3	2	<1>	<0>	Address	After reset	
ASIF0	0	0	0	0	0	0	TXBF0	TXSF0	FFFFFA05H	00H	
_									-		
	Bit position	Bit n	ame		Function						
	1	TXBF0 This is a transmission buffer data flag. 0: Data to be transferred next to TXB0 register does not exist (When the ASIM0 register's UARTCAE0 or TXE0 bits is 0, or when data has been transferred to the transmission shift register) 1: Data to be transferred next exists in TXB0 register (Data exists in TXB0 register when the TXB0 register has been written to) Caution When transmission is performed continuously, data should be written to the TXB0 register after confirming that this flag is 0. If writing to TXB0 register is performed when this flag is 1, transmit data cannot be guaranteed.									
						be guuru	neeu.				

(4) Reception buffer register (RXB0)

The RXB0 register is an 8-bit buffer register for storing parallel data that had been converted by the reception shift register.

When reception is enabled (RXE0 bit = 1 in the ASIM0 register), receive data is transferred from the reception shift register to the RXB0 register, synchronized with the completion of the shift-in processing of one frame. Also, a reception completion interrupt request (INTSR0) is generated by the transfer to the RXB0 register. For information about the timing for generating this interrupt request, refer to **10.2.5 (4)** Receive operation.

If reception is disabled (RXE0 bit = 0 in the ASIM0 register), the contents of the RXB0 register are retained, and no processing is performed for transferring data to the RXB0 register even when the shift-in processing of one frame is completed. Also, no reception completion interrupt is generated.

When 7 bits is specified for the data length, bits 6 to 0 of the RXB0 register are transferred for the receive data and the MSB (bit 7) is always 0. However, if an overrun error (OVE) occurs, the receive data at that time is not transferred to the RXB0 register.

Except when a reset is input, the RXB0 register becomes FFH even when UARTCAE0 bit = 0 in the ASIM0 register.

This register is read-only in 8-bit units.

	7	6	5	4	3	2	1	0	Address	After reset
RXB0	RXB7	RXB6	RXB5	RXB4	RXB3	RXB2	RXB1	RXB0	FFFFFA02H	FFH
		-								
	Bit position	Bit n	ame				Functio	n		
	7 to 0	RXB7 t	0	Stores recei	ve data.					
		RXB0		0 can be read for RXB7 when 7-bit or character data is received.						

(5) Transmission buffer register 0 (TXB0)

The TXB0 register is an 8-bit buffer register for setting transmit data.

When transmission is enabled (TXE0 bit = 1 in the ASIM0 register), the transmit operation is started by writing data to TXB0 register.

When transmission is disabled (TXE0 bit = 0 in the ASIM0 register), even if data is written to TXB0 register, the value is ignored.

The TXB0 register data is transferred to the transmission shift register, and a transmission completion interrupt request (INTST0) is generated, synchronized with the completion of the transmission of one frame from the transmission shift register. For information about the timing for generating this interrupt request, refer to **10.2.5 (2) Transmit operation**.

When TXBF0 bit = 1 in the ASIF0 register, writing must not be performed to TXB0 register.

This register can be read or written in 8-bit units.

	7	6	5	4	3	2	1	0	Address	After reset
TXB0	TXB7	TXB6	TXB5	TXB4	TXB3	TXB2	TXB1	TXB0	FFFFFA04H	FFH
-										
	Bit position	Bit r	name				Functio	n		
	7 to 0 TXB7 to									
-	7 to 0	TXB7 t	o	Writes trans	mit data.					

10.2.4 Interrupt requests

The following three types of interrupt requests are generated from UART0.

- Reception error interrupt (INTSER0)
- Reception completion interrupt (INTSR0)
- Transmission completion interrupt (INTST0)

The default priorities among these three types of interrupt requests is, from high to low, reception error interrupt, reception completion interrupt, and transmission completion interrupt.

Interrupt	Priority
Reception error	1
Reception completion	2
Transmission completion	3

Table 10-1. Generated Interrupts and Default Priorities

(1) Reception error interrupt (INTSER0)

When reception is enabled, a reception error interrupt is generated according to the logical OR of the three types of reception errors explained for the ASIS0 register. Whether a reception error interrupt (INTSER0) or a reception completion interrupt (INTSR0) is generated when an error occurs can be specified according to the ISRM bit of the ASIM0 register.

When reception is disabled, no reception error interrupt is generated.

(2) Reception completion interrupt (INTSR0)

When reception is enabled, a reception completion interrupt is generated when data is shifted in to the reception shift register and transferred to reception buffer register 0 (RXB0).

A reception completion interrupt request can be generated in place of a reception error interrupt according to the ISRM bit of the ASIM0 register even when a reception error has occurred.

When reception is disabled, no reception completion interrupt is generated.

(3) Transmission completion interrupt (INTST0)

A transmission completion interrupt is generated when one frame of transmit data containing 7-bit or 8-bit characters is shifted out from the transmission shift register.

10.2.5 Operation

(1) Data format


Full-duplex serial data transmission and reception can be performed.

The transmit/receive data format consists of one data frame containing a start bit, character bits, a parity bit, and stop bits as shown in Figure 10-3.

The character bit length within one data frame, the type of parity, and the stop bit length are specified according to asynchronous serial interface mode register 0 (ASIM0).

Also, data is transferred with LSB first.

Figure 10-3. Asynchronous Serial Interface Transmit/Receive Data Format



(2) Transmit operation

When the UARTCAE0 bit is set to 1 in the ASIM0 register, a high level is output from the TXD0 pin. Then, when the TXE0 bit is set to 1 in the ASIM0 register, transmission is enabled, and the transmit operation is started by writing transmit data to transmission buffer register 0 (TXB0).

(a) Transmission enabled state

This state is set by the TXE0 bit in the ASIM0 register.

- TXE0 = 1: Transmission enabled state
- TXE0 = 0: Transmission disabled state

Since UART0 does not have a CTS (transmission enabled signal) input pin, a port should be used to confirm whether the destination is in a reception enabled state.

(b) Starting a transmit operation

In the transmission enabled state, a transmit operation is started by writing transmit data to transmission buffer register 0 (TXB0). When a transmit operation is started, the data in TXB0 is transferred to transmission shift register. Then, the transmission shift register outputs data to the TXD0 pin (the transmit data is transferred sequentially starting with the start bit). The start bit, parity bit, and stop bits are added automatically.

(c) Transmission interrupt request

When the transmission shift register becomes empty, a transmission completion interrupt request (INTST0) is generated. The timing for generating the INTST0 interrupt differs according to the specification of the stop bit length. The INTST0 interrupt is generated at the same time that the last stop bit is output.

If the data to be transmitted next has not been written to the TXB0 register, the transmit operation is suspended.

Caution Normally, when the transmission shift register becomes empty, a transmission completion interrupt (INTST0) is generated. However, no transmission completion interrupt (INTST0) is generated if the transmission shift register becomes empty due to the input of RESET.




Figure 10-4. Asynchronous Serial Interface Transmission Completion Interrupt Timing

(3) Continuous transmission operation

UART0 can write the next transmit data to the TXB0 register at the timing that the transmission shift register starts the shift operation. This enables an efficient transmission rate to be realized by continuously transmitting data even during the INTST0 interrupt service after the transmission of one data frame. In addition, reading the TXSF0 bit of the ASIF0 register after the occurrence of a transmission completion interrupt enables the TXB0 register to be efficiently written twice (2 bytes) without waiting for the transmission of 1 data frame.

When continuous transmission is performed, data should be written after referencing the ASIF0 register to confirm the transmission status and whether or not data can be written to the TXB0 register.

TXBF0	Whether or Not Writing to TXB0 Register Is Enabled
0	Writing is enabled
1	Writing is not enabled

Caution When transmission is performed continuously, write the first transmit data (first byte) to the TXB0 register and confirm that the TXBF0 bit is 0, and then write the next transmit data (second byte) to TXB0 register. If writing to the TXB0 register is performed when the TXBF0 bit is 1, transmit data cannot be guaranteed.

While transmission is being performed continuously, whether writing to the TXB0 register later is enabled can be judged by confirming the TXSF0 bit after the occurrence of a transmission completion interrupt.

TXSF0	Transmission Status
0	Transmission is completed. However, the cautions concerning the TXBF0 bit must be observed. Writing transmit data can be performed twice (2 bytes).
1	Under transmission. Transmit data can be written once (1 byte).

- Cautions 1. When initializing the transmission unit when continuous transmission is completed, confirm that the TXBF0 bit is 0 after the occurrence of the transmission completion interrupt, and then execute initialization. If initialization is performed when the TXBF0 bit is 1, transmit data cannot be guaranteed.
 - 2. While transmission is being performed continuously, an overrun error may occur if the next transmission is completed before the INTST0 interrupt servicing following the transmission of 1 data frame is executed. An overrun error can be detected by embedding a program that can count the number of transmit data and referencing TXSF0 bit.





Figure 10-5. Continuous Transmission Processing Flow

(a) Starting procedure

The procedure to start continuous transmission is shown below.






Transmission Starting Procedure	Internal Operation	ASIF0 F	Register
		TXBF0	TXSF0
Set transmission mode	<1> Start transmission unit	0	0
Write data (1)		1	0
	<2> Generate start bit	1	1/0 ^{Note}
		0	1/0 ^{Note}
	Start data (1) transmission	0	1
 Read ASIF0 register (confirm that TXBF0 bit = 0)		<u>0</u>	1
Write data (2)	►	1	1
	< <transmission in="" progress="">></transmission>		
	<3> INTST0 interrupt occurs	0	1
 Read ASIF0 register (confirm that TXBF0 bit = 0)		<u>0</u>	1
• Write data (3)		1	1
	<4> Generate start bit		
	Start data (2) transmission		
	< <transmission in="" progress="">></transmission>		
	<5> INTST0 interrupt occurs	0	1
 Read ASIF0 register (confirm that TXBF0 bit = 0)		<u>0</u>	1
• Write data (4)	►	1	1

Note Transition period

(b) Ending procedure

The procedure for ending continuous transmission is shown below.





Transmission End Procedure	Internal Operation	ASIF0 I	Register
		TXBF0	TXSF0
	<6> Transmission of data (m – 2) is in progress	1	1
	<7> INTST0 interrupt occurs	0	1
 Read ASIF0 register (confirm that TXBF0 bit = 0)		<u>0</u>	1
Write data (m)	► ►	1	1
	<8> Generate start bit		
	Start data (m – 1) transmission		
	< <transmission in="" progress="">></transmission>		
	<9> INTST0 interrupt occurs	0	1
Read ASIF0 register (confirm that TXSF0 bit = 1)		0	<u>1</u>
There is no write data			
	<10> Generate start bit		
	Start data (m) transmission		
	< <transmission in="" progress="">></transmission>		
	<11> Generate INTST0 interrupt	0	0
Read ASIF0 register (confirm that TXSF0 bit = 0)		0	<u>0</u>
Clear (0) the UARTCAE0 bit or TXE0 bit	Initialize internal circuits		

(4) Receive operation

The awaiting reception state is set by setting the UARTCAE0 bit to 1 in the ASIM0 register and then setting the RXE0 bit to 1 in the ASIM0 register. To start the receive operation, first perform start bit detection. The start bit is detected by sampling the RXD0 pin. When the receive operation begins, serial data is stored sequentially in the reception shift register according to the baud rate that was set. A reception completion interrupt (INTSR0) is generated each time the reception of one frame of data is completed. Normally, the receive data is transferred from reception buffer register 0 (RXB0) to memory by this interrupt servicing.

(a) Reception enabled state

The receive operation is set to the reception enabled state by setting the RXE0 bit in the ASIM0 register to 1.

- RXE0 bit = 1: Reception enabled state
- RXE0 bit = 0: Reception disabled state

In reception disabled state, the reception hardware stands by in the initial state. At this time, the contents of reception buffer register 0 (RXB0) are retained, and no reception completion interrupt or reception error interrupt is generated.

(b) Starting a receive operation

A receive operation is started by the detection of a start bit. The RXD0 pin is sampled using the serial clock from baud rate generator 0 (BRG0).

(c) Reception completion interrupt

When RXE0 = 1 in the ASIM0 register and the reception of one frame of data is completed (the stop bit is detected), a reception completion interrupt (INTSR0) is generated and the receive data within the reception shift register is transferred to RXB0 at the same time.

Also, if an overrun error (OVE) occurs, the receive data at that time is not transferred to reception buffer register 0 (RXB0), and either a reception completion interrupt (INTSR0) or a reception error interrupt (INTSER0) is generated (the receive data within the reception shift register is transferred to RXB0) according to the ISRM bit setting in the ASIM0 register.

Even if a parity error (PE) or framing error (FE) occurs during a reception operation, the receive operation continues until stop bit is received, and after reception is completed, either a reception completion interrupt (INTSR0) or a reception error interrupt (INTSER0) is generated according to the ISRM bit setting in the ASIM0 register.

If the RXE0 bit is reset (0) during a receive operation, the receive operation is immediately stopped. The contents of reception buffer register 0 (RXB0) and of the asynchronous serial interface status register (ASIS0) at this time do not change, and no reception completion interrupt (INTSR0) or reception error interrupt (INTSER0) is generated.

No reception completion interrupt is generated when RXE0 = 0 (reception is disabled).




Figure 10-8. Asynchronous Serial Interface Reception Completion Interrupt Timing

(5) Reception error

The three types of errors that can occur during a receive operation are a parity error, framing error, and overrun error. As a result of data reception, the various flags of the ASIS0 register are set (1), and a reception error interrupt (INTSER0) or a reception completion interrupt (INTSR0) is generated at the same time. The ISRM bit of the ASIM0 register specifies whether INTSER0 or INTSR0 is generated.

The type of error that occurred during reception can be detected by reading the contents of the ASIS0 register during the INTSER0 or INTSR0 interrupt servicing.

The contents of the ASIS0 register are reset (0) by reading the ASIS0 register.

Error Flag	Reception Error	Cause
PE	Parity error	The parity specification during transmission did not match the parity of the reception data
FE	Framing error	No stop bit was detected
OVE	Overrun error	The reception of the next data was completed before data was read from reception buffer register 0 (RXB0)

Table 10-2. Reception Error Causes

(a) Separation of reception error interrupt

A reception error interrupt can be separated from the INTSR0 interrupt and generated as the INTSER0 interrupt by clearing the ISRM bit of the ASIM0 register to 0.

Figure 10-9. When Reception Error Interrupt Is Separated from INTSR0 Interrupt (ISRM Bit = 0)

(a) No error occurs during reception	(b) An error occurs during reception
INTSR0 (output) (Reception completion interrupt)	INTSR0 (output) (Reception completion interrupt) INTSR0 does not occur
INTSER0 (output) (Reception error interrupt)	INTSER0 (output) (Reception error interrupt)

Figure 10-10. When Reception Error Interrupt Is Included in INTSR0 Interrupt (ISRM Bit = 1)

(a) No error	occurs during reception	(b) An error occurs	during reception
INTSR0 (output) (Reception completion interrupt)		INTSR0 (output) (Reception completion interrupt)	
INTSER0 (output) (Reception error interrupt)		INTSER0 (output) (Reception error interrupt)	INTSER0 does not occur

(6) Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used on the transmission and reception sides.

(a) Even parity

(i) During transmission

The parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

(b) Odd parity

(i) During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

(c) 0 parity

During transmission the parity bit is set to "0" regardless of the transmit data.

During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

(d) No parity

No parity bit is added to the transmit data.


During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

(7) Receive data noise filter


The RXD0 signal is sampled at the rising edge of the prescaler output base clock (Clock). If the same sampling value is obtained twice, the match detector output changes, and this output is sampled as input data. Therefore, data not exceeding one clock width is judged to be noise and is not delivered to the internal circuit (see **Figure 10-12**). Refer to **10.2.6 (1) (a) Base clock (Clock)** regarding the base clock.

Also, since the circuit is configured as shown in Figure 10-11, internal processing during a receive operation is delayed by up to 2 clocks according to the external signal status.

Figure 10-11. Noise Filter Circuit







10.2.6 Dedicated baud rate generator 0 (BRG0)

A dedicated baud rate generator, which consists of a source clock selector and an 8-bit programmable counter, generates serial clocks during transmission/reception by UART0. The dedicated baud rate generator output can be selected as the serial clock for each channel.

Separate 8-bit counters exist for transmission and for reception.

(1) Baud rate generator 0 (BRG0) configuration




Figure 10-13. Configuration of Baud Rate Generator 0 (BRG0)

(a) Base clock (Clock)

When the UARTCAE0 bit = 1 in the ASIM0 register, the clock selected according to the TPS3 to TPS0 bits of the CKSR0 register is supplied to the transmission/reception unit. This clock is called the base clock (Clock), and its frequency is referred to as f_{CLK} . When UARTCAE0 = 0, Clock is fixed to low level.

(2) Serial clock generation

A serial clock can be generated according to the settings of the CKSR0 and BRGC0 registers. The base clock to the 8-bit counter is selected by the TPS3 to TPS0 bits of the CKSR0 register. The 8-bit counter divisor value can be set by the MDL7 to MDL0 bits of the BRGC0 register.

(a) Clock select register 0 (CKSR0)

The CKSR0 register is an 8-bit register for selecting the basic block using the TPS3 to TPS0 bits. The clock selected by the TPS3 to TPS0 bits becomes the base clock (Clock) of the transmission/ reception module. Its frequency is referred to as fclk.

This register can be read or written in 8-bit units.

Cautions 1. The maximum allowable frequency of the base clock (fcLK) is 20 MHz. Therefore, when the system clock's frequency is 40 MHz, TPS3 to TPS0 bits cannot be set to 0000B.

At 40 MHz, set the TPS3 to TPS0 bits to a value other than 0000B, and set the UARTCAE0 bit of the ASIM0 register to 1.

2. Set the UARTCAE0 bit of the ASIM0 register to 0 before rewriting the TPS3 to TPS0 bits.

	7	6	5		4	3	2	1	0	Address	After reset			
CKSR0	0	0	0		0	TPS3	TPS2	2 TPS	1 TPS0	FFFFFA06H	00H			
E	Bit position	Bit r	name					Fur	nction					
	3 to 0	TPS31 TPS0	to	Sp	ecifies the base clock									
					TPS3	TPS2	TPS1	TPS0	Ba	ase clock (fclk)				
					0	0	0	0	fxx					
					0	0	0	1	fxx/2					
					0	0	1							
					0	0	1	1	fxx/8					
					0	1	0	0	fxx/16					
					0	1	0	1	fxx/32					
					0	1	1	0	fxx/64					
					0	1	1	1	fxx/128					
					1	0	0	0	fxx/256					
					1	0	0	1	fxx/512					
					1	0	1	0	fxx/1,024					
					1	0	1	1	fxx/2,048					
					1	1	Arbitrary	Arbitrary	Setting prohi	bited				

(b) Baud rate generator control register 0 (BRGC0)

The BRGC0 register is an 8-bit register that controls the baud rate (serial transfer speed) of UART0. This register can be read or written in 8-bit units.

Caution If the MDL7 to MDL0 bits are to be overwritten, the TXE0 and RXE0 bits should be set to 0 in the ASIM0 register first.

								2						
RGC0	MDL7	MDL6	MDL5	IVI	DL4	MDL3	i N	IDL2	ML	DL1	MDI		FA07H	FFH
<u> </u>														
	Bit position	Bit n	ame						F	unctio	n			
	7 to 0	MDL7 MDL0	to	Speci	fies the	8-bit co	ounter	's divis	sion va	lue.				
				MC	DL7 MDL	6 MDL5	MDL4	MDL3	MDL2	MDL1	MDL0	Division value (k)	Ser	ial clock
				(0	0	0	0	×	×	×	-	Settin prohit	-
				0	0	0	0	1	0	0	0	8	fськ/8	
				0	0	0	0	1	0	0	1	9	fськ/9	
				() 0	0	0	1	0	1	0	10	fclk/10)
						1	:	:	:	:	:	:	:	
				1	1	1	1	1	0	1	0	250	fclк/2	50
				1	1	1	1	1	0	1	1	251	fclк/2	51
				1	1	1	1	1	1	0	0	252	fclк/2	52
				1	1	1	1	1	1	0	1	253	fclк/2	53
				1	1	1	1	1	1	1	0	254	fclк/2	54
				1	1	1	1	1	1	1	1	255	fclk/2	55

Remarks 1. fclk: Frequency [Hz] of base clock (Clock) selected by TPS3 to TPS0 bits of CKSR0register

- **2.** k: Value set by MDL7 to MDL0 bits (k = 8, 9, 10, ..., 255)
- 3. The baud rate is the output clock for the 8-bit counter divided by 2
- 4. \times : Don't care

(c) Baud rate


The baud rate is the value obtained by the following formula.

Baud rate =
$$\frac{f_{CLK}}{2 \times k}$$
 [bps]

 f_{CLK} = Frequency [Hz] of base clock (Clock) selected by TPS3 to TPS0 bits of CKSR0 register. k = Value set by MDL7 to MDL0 bits of BRGC0 register (k = 8, 9, 10, ..., 255)

(d) Baud rate error

The baud rate error is obtained by the following formula.



Example:	Base clock frequency = 20 MHz = 20,000,000 Hz
	Setting of MDL7 to MDL0 bits in BRGC0 register = 01000001B (k = 65)
	Target baud rate = 153,600 bps
	Baud rate = $20M/(2 \times 65)$
	= 20,000,000/(2×65) = 153,846 [bps]
	Error = (153,846/153,600 - 1) × 100
	= 0.160 [%]

(3) Baud rate setting example

Baud Rate	fx	× = 40 Mŀ	Ηz	fx	k = 33 Mł	Ηz	fx	k = 10 MH	Ηz
(bps)	fclĸ	k	ERR	fськ	k	ERR	fськ	k	ERR
300	fxx/2 ¹⁰	65	0.16	fxx/2 ⁸	215	-0.07	fxx/2 ⁷	130	0.16
600	fxx/2°	65	0.16	fxx/2 ⁷	215	-0.07	fxx/2 ⁶	130	0.16
1200	fxx/2 ⁸	65	0.16	fxx/2 ⁶	215	-0.07	fxx/2⁵	130	0.16
2400	fxx/2 ⁷	65	0.16	fxx/2⁵	215	-0.07	fxx/2⁴	130	0.16
4800	fxx/2 ⁶	65	0.16	fxx/2 ⁴	215	-0.07	fxx/2 ³	130	0.16
9600	fxx/2⁵	65	0.16	fxx/2 ³	215	-0.07	fxx/2 ²	130	0.16
19200	fxx/24	80	0.16	fxx/2 ²	215	-0.07	fxx/2 ¹	130	0.16
31250	fxx/2 ³	65	0	fxx/2 ²	132	0	fxx/2 ¹	80	0
38400	fxx/2 ³	65	0.16	fxx/2 ¹	215	-0.07	fxx/2°	130	0.16
76800	fxx/2 ²	65	0.16	fxx/2 ¹	107	0.39	fxx/2°	65	0.16
153600	fxx/2 ¹	65	0.16	fxx/2 ¹	54	-0.54	fxx/2°	33	-1.36
312500	fxx/2 ¹	32	0	fxx/2 ¹	26	1.54	fxx/2°	16	0
625000	fxx/2 ¹	16	0	fxx/2 ¹	13	1.54	fxx/2°	8	0
1250000	fxx/21	8	0	fxx/2 ¹	8	-17.5	-	-	-

Table 10-3. Baud Rate Generator Setting Data

Caution The maximum allowable frequency of the base clock (fclk) is 20 MHz.

Remarks fxx: Internal system clock frequency

fclk: Base clock frequency


k: Setting values of MDL7 to MDL0 bits in BRGC0 register

ERR: Baud rate error [%]

(4) Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.





As shown in Figure 10-14, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the BRGC0 register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

If this is applied to 11-bit reception, the following is theoretically true.

 $FL = (Brate)^{-1}$

Brate: UART0 baud rate

- k: BRGC0 register setting value
- FL: 1-bit data length

When the latch timing margin is 2 base clocks (Clock), the minimum allowable transfer rate (FLmin) is as follows.

$$FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$$

Therefore, the transfer destination's maximum receivable baud rate (BRmax) is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$
$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the transfer destination's minimum receivable baud rate (BRmin) is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The allowable baud rate error of UART0 and the transfer destination can be obtained as follows from the expressions described above for computing the minimum and maximum baud rate values.

Table 10-4. Maxin	num and Minimum	Allowable Baud	Rate Error
-------------------	-----------------	----------------	------------


Division Ratio (k)	Maximum Allowable Baud Rate Error	Minimum Allowable Baud Rate Error
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%

- Remarks 1. The reception precision depends on the number of bits in one frame, the base clock frequency, and the division ratio (k). The higher the base clock frequency and the larger the division ratio (k), the higher the precision.
 - 2. k: BRGC0 setting value

(5) Transfer rate during continuous transmission

During continuous transmission, the transfer rate from a stop bit to the next start bit is extended two clocks of the base clock (Clock) longer than normal. However, on the reception side, the transfer result is not affected since the timing is initialized by the detection of the start bit.





Representing the 1-bit data length by FL, the stop bit length by FLstp, and the base clock frequency by fcLk yields the following equation.

FLstp = FL + 2/fclk

Therefore, the transfer rate during continuous transmission is as follows.

Transfer rate = $11 \times FL = 2/f_{CLK}$

10.2.7 Cautions

Cautions to be observed when using UART0 are shown below.

- (1) When the supply of clocks to UART0 is stopped (for example, in IDLE or STOP mode), operation stops with each register retaining the value it had immediately before the supply of clocks was stopped. The TXD0 pin output also holds and outputs the value it had immediately before the supply of clocks was stopped. However, operation is not guaranteed after the supply of clocks is restarted. Therefore, after the supply of clocks is restarted, the circuits should be initialized by setting UARTCAE0 = 0, RXE0 = 0, and TXE0 = 0 in the ASIM0 register.
- (2) UART0 has a 2-stage buffer configuration consisting of transmission buffer register 0 (TXB0) and the transmission shift register, and has status flags (the TXBF0 and TXSF0 bits of the ASIF0 register) that indicate the status of each buffer. If the TXBF0 and TXSF0 bits are read in continuous transmission, the value changes from 10 to 01, but since this change timing is in the period in which data is shifted from TXB0 to the transmission shift register, 11 or 00 may be read, depending on the timing. Thus, read only the TXBF0 bit during continuous transmission.

10.3 Asynchronous Serial Interface 1 (UART1)

10.3.1 Features

- Clocked (synchronous) mode/asynchronous mode can be selected
- Operation clock
 Synchronous mode: Baud rate generator/external clock selectable
 Asynchronous mode: Baud rate generator
- Transfer rate
 - 300 bps to 153,600 bps (in asynchronous mode, fxx = 40 MHz)
- Full-duplex communications (LSB first) On-chip reception buffer register 1 (RXB1)
- Three-pin configuration
 - TXD1: Transmit data output pin
 - RXD1: Receive data input pin
 - ASCK1: Synchronous serial clock I/O
- Reception error detection function
 - Parity error
 - Framing error
 - Overrun error
- Interrupt sources: 2 types
 - Reception completion interrupt (INTSR1): Interrupt is generated when receive data is transferred from the shift register to reception buffer register 1 (RXB1) after serial transfer is completed during a reception enabled state.
 - Transmission completion interrupt (INTST1): Interrupt is generated when the serial transmission of transmit data (8/7 bits) from the shift register is completed.
- The character length of transmit/receive data is specified by the ASIM10 register (extension bits are specified by the ASIM11 register)
- Character length: 7 or 8 bits

9 bits (when extension bit is added)

- Parity functions: Odd, even, 0, or no parity
- Transmission stop bits: 1 or 2 bits
- Communication mode: 1-frame transfer or 2-frame continuous transfer enabled
- On-chip dedicated baud rate generator

Remark fxx: Internal system clock

10.3.2 Configuration

UART1 is controlled by asynchronous serial interface mode register 10 and 11 (ASIM10 and ASIM11) and asynchronous serial interface status register 1 (ASIS1). Receive data is held in the reception buffer registers (RXB1 and RXBL1), and transmit data is held in the transmission shift registers (TXS1 and TXSL1).

Figure 10-16 shows the configuration of asynchronous serial interface 1 (UART1).

(1) Asynchronous serial interface mode registers 10, 11 (ASIM10, ASIM11)

The ASIM10 and ASIM11 registers are 8-bit registers that specify the operation of the asynchronous serial interface.

(2) Asynchronous serial interface status register 1 (ASIS1)

The ASIS1 register consists of a transmission status flag (SOT1), reception status flag (SIR1), a bit (RB8) that indicates the 9th bit when extension bit addition is enabled, and 3-bit error flags (PE1, FE1, OVE1) that indicate the error status at reception end.

(3) Reception control parity check

The receive operation is controlled according to the contents set in the ASIM10 and ASIM11 registers. A check for parity errors is also performed during receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASIS1 register.

(4) 2-frame continuous reception buffer register (RXB1)/reception buffer register (RXBL1)

RXB1 is a 16-bit (during 2-frame continuous reception, 9-bit extension data reception) buffer register that holds receive data. During 7 or 8 bit character reception, 0 is stored in the MSB.

For 16-bit access to this register, specify RXB1, and for access to the lower 8 bits, specify RXBL1.

In the reception enabled state, receive data is transferred from the reception shift register to the reception buffer in synchronization with the completion of shift-in processing of one frame.

A reception completion interrupt request (INTSR1) is generated upon transfer to the reception buffer (when 2frame continuous reception is specified, reception buffer transmission of the second frame).

(5) 2-frame continuous transmission shift register (TXS1)/transmission shift registers (TXSL1)

TXS1 is a 9-bit/2-frame continuous transmission processing shift register. Transmission is started by writing data to this register.

A transmission completion interrupt request (INTST1) is generated in synchronization with the end of transmission of 1 frame or 2 frames including the TXS1 data.

For 16-bit access to this register, specify TXS1, and for access to the lower 8 bits, specify TXSL1.

(6) Addition of transmission control parity

A transmission operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXS1 or TXSL1 register, according to the contents set in the ASIM10, ASIM11 registers.

(7) Selector

The selector selects the serial clock source.




Figure 10-16. Block Diagram of Asynchronous Serial Interface 1

10.3.3 Control registers

Because UART1 shares its pins with CSI1, the UART1 mode must be preset by using the PMC3 and RFC3 registers (refer to **10.1.1 Selecting UART1 or CSI1 mode**).

(1) Asynchronous serial interface mode register 10 (ASIM10)

The ASIM10 register is an 8-bit register that controls the UART1 transfer operation. This register can be read/written in 8-bit or 1-bit units.

- Cautions 1. If the contents of the ASIM10 register are changed during UART1 transmission or reception, the UART1 operation cannot be guaranteed.
 - Set the ASIM10 register when the UART1 operation is stopped (when RXE1 = 0 and transmission is completed). Do not change the port 3 mode control register (PMC3) after setting the ASIM10 register.
 - 3. In the case of serial clock output in the clocked (synchronous) mode, ensure that nodes do not output to one another causing conflict.

	7	<6>	5	4	3	2	1	0	Address	After reset				
SIM10	1	RXE1	PS1	PS0	CL	SL	0	SCLS	FFFFFA28H	81H				
Bit	position	Bit nan	ne	Function										
	6	RXE1		nables/disa 0: Disable 1: Enables	s receptio	n								
	5, 4	PS1, PS0) Sp	becify parit	y bit lengtl	ו								
				PS1	PS0		C	peration						
				0	0	No parity, e	xtension bit	operation	1					
				0	1				ith parity bit = 0 enerated during					
				1	0	Odd parity								
				1	1	Even parity								
	3	CL		Specifies character length of transmit data (1 frame). 0: 7 bits 1: 8 bits										
	2	SL		oecifies sto 0: 1 bit 1: 2 bits	p bit lengt	h of transmit o	data.							
	0	SCLS	Sp	pecifies se	rial clock s	ource.								
				SC	LS		C	peration						
						In asynch	ronous mod	le li	n synchronous	mode				
					0	Internal bau	id rate	Ext	ernal clock inpu	ıt				
					1	generator								

(2) Asynchronous serial interface mode register 11 (ASIM11)

The ASIM11 register is an 8-bit register that controls the UART1 transfer mode. This register can be read/written in 8-bit or 1-bit units

	7	6	5	4	3	2	1	0	Address	After reset		
SIM11	0	0	0	0	MOD	UMST	UMSR	EBS	FFFFFA2AH	00H		
В	t position	Bit nar	me				Function					
	3	MOD	Sp	ecifies ope	ration mode	e (asynchro	nous/synch	nronous m	ode)			
				•	onous mod							
				-	nous mode							
	2	UMST			nber of cont data transm		ne transmis	sions.				
			-		continuous		nission					
	1	UMSR	Sp	Specifies number of continuous frame receptions.								
				0: 1-frame data reception								
			1	1: 2-frame continuous data reception								
	0	EBS	Sp	Specifies extension bit operation for transmit/receive data when no parity is								
				specified ($PS0 = PS1 = 0$).								
			-	0: Disables extension bit addition 1: Enables extension bit addition								
						•			n top of the 8 b	its of		
				transmit/receive data, enabling 9-bit data communication.								
				Extension bit specification is valid only when no parity (ASIM10 register's PS0 bit =								
				PS1 bit = 0) and 1-frame data transmission (UMST = 0) are specified. When 0 parity, odd parity, or even parity are specified, or when 2-frame continuous data								
			trai	transmission (UMST bit = 1) is specified, the EBS bit setting becomes invalid and extension bit addition is not performed.								
				Extension bit addition (EBS bit = 1) and 2-frame continuous data reception (UMSR bit = 1) cannot be set simultaneously.								

(3) Asynchronous serial interface status register 1 (ASIS1)

The ASIS1 register is a register that is configured of a UART1 transmission status flag (SOT1), reception status flag (SIR1), a bit (RB8) indicating the 9th bit when extension bit addition is enabled, and 3-bit error flags (PE1, FE1, OVE1) that indicate the error status at reception end.

The status flag that indicates reception errors always indicates the most recent error status. In other words, if the same error occurs several times before receive data is read, this flag holds only the status of the error that occurred last.

Each time the ASIS1 register is read after a reception completion interrupt (INTSR1), read the reception buffer (RXB1 or RXBL1). The error flag is cleared when the reception buffer (RXB1 or RXBL1) is read.

Also, clear the error flag by reading the reception buffer (RXB1 or RXBL1) when a reception error occurs. This register is read-only in 8-bit or 1-bit units.

r	<7>	<6>	5	4	3	<2>	<1>	<0>	Address	After rese
ASIS1	SOT1	SIR1	0	RB8	0	PE1	FE1	OVE1	FFFFFA2CH	00H
Bit p	position	Bit name					Function			
	7	SOT1	0:	Transmiss	ion end tin	nsmission st ning (when on status ^{∞te}		generated)		
			Note	bits ha During	as been tra g 2-frame o	insmitted fo	llowing wri transmissio	te operatior	pecified number to the transm us is until the s	it register.
	6	SIR1	0:	-	n end timin	eption statu g (when IN status ^{∾te}		nerated)		
			Not		eception st tion timing		status unt	il stop bit d	etection from t	he start bit
	4	RB8				eive data ex SIM11 regis		(1 bit) whe	n 9-bit extende	d format
	2	PE1	0:		ig to read o	ity error data from re y and receiv				
			Cau	-	•	or is genera he PS1, PS			ecified or 0 pa register.	rity is
	1	FE1	0:	us flag indi Processin When sto	ig to read o	data from re	ception bu	ffer		
	0	OVE1	0:	When UA	ig to read o RT1 has c	data from re	ext recepti		ng prior to load	ling
			buffe over	er (RXB1, I	RXBL1) ev	very time 1 f	rame is rec	ceived, the	erred to the rec next receive da previous recei	ita is

(4) 2-frame continuous reception buffer register 1 (RXB1)/reception buffer register L1 (RXBL1)

The RXB1 register is a 16-bit buffer register that holds receive data (during 2-frame continuous reception (UMSR bit of ASIM11 register = 1), during 9-bit extended data reception (EBS bit of ASIM11 register = 1)). During 7 or 8 bit character reception, 0 is stored in the MSB.

For 16-bit access to this register, specify RXB1, and for access to the lower 8 bits, specify RXBL1.

In the receive enabled status, receive data is transferred from the reception shift register to the reception buffer in synchronization with the end of shift-in processing for 1 frame of data.

The reception completion interrupt request (INTSR1) is generated upon transfer of data to the reception buffer (when 2-frame reception is specified, reception buffer transmission of the second frame).

In the reception disabled status, transfer processing to the reception buffer is not performed even if shift-in processing for 1 frame of data has been completed, and the contents of the reception buffer are held. Neither is a reception completion interrupt request generated.

The RXB1 register can be read in 16-bit units, and the RXBL1 register can be read in 8-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
XB1	RXB15	RXB14	RXB13	RXB12	RXB11	RXB10	RXB9	RXB8	RXB7	RXB6	RXB5	RXB4	RXB3	RXB2	RXB1	RXB0	FFFFFA20H	Undefined
ecep	otion	DUTTE	er reç	JISTE	r∟ı		RX	BL1	7 BXB7	6 DVR6	5	4 8¥84	3 8883	2 RXB2	1 BYB1	0	Address FFFFFA22H	After reset
									10,07	INDU	плоз	TIXD4	TIXEO	TIXDE		INDU	1111772211	Undenned
Bit	positic	on	Bit	nam	e					INDU	INDU		Funct					Undernied
	positic 5 to 0		Bit RXB ⁻ RXB	15 to	e		es rec	eive	data.				Funct	tion			er data is rece	

(a) When 2-frame continuous reception is set





When 9-bit extension is set, the extension bit (RXB8) is stored in the RB8 bit of the ASIS1 register simultaneously with saving to the reception buffer.

(c) Cautions

<1> Operation upon occurrence of overrun error during 2-frame continuous reception

• During normal operation

Reception completion interrupt (INTSR1) generated at end of reception of 2nd frame, no error

RXD1	Frame 1	Frame 2	
-	n of 3rd frame started befo		-
RXD1	Frame 1	Frame 2	
Receptior	n interrupt not generated at e	nd of reception of 3rd frame,	occurrence of error
RXD1	Frame 3	Frame 3	
Value of 0	OVE1 bit of ASIS1 register be	ecomes 1.	
	eception of 3rd frame and an completion interrupt (INTSF	-	
RXD1	Frame 1	Frame 2	
RXD1 Value of (tion completion interrupt gene Frame 3 DVE1 bit of ASIS1 register be n completion interrupt (INTSF	Frame 3 ecomes 1.	3rd frame, occurrence of error
RXD1	Frame 3	Frame 4	
	DVE1 frame of ASIS1 registe		
4th frame	reception of 3rd frame bef e after reception processing n completion interrupt (INTSF Frame 1	g	processing, start of reception o
	Fidille I	Flame 2	
Receptior	n completion interrupt not ger	nerated at end of reception of	3rd frame, occurrence of error
RXD1	Frame 3	Frame 3	
Value of 0	OVE1 bit of ASIS1 register be	ecomes 1.	
Value of (OVE1 flag becomes 0 during	reception processing.	
Receptior	n completion interrupt (INTSF	R1) generated at end of recep	tion of 4th frame, no error
RXD1	Frame 3	Frame 4	

No occurrence of error

(5) 2-frame continuous transmission shift register 1 (TXS1)/transmission shift register L1 (TXSL1)

The TXS1 register is a 9-bit/2-frame continuous transmission processing shift register. Transmission is started by writing data to this register.

A transmission completion interrupt request (INTST1) is generated in synchronization with the end of transmission of 1 frame or 2 frames including the TXS1 data.

For 16-bit access to this register, specify TXS1, and for access to the lower 8 bits, specify TXSL1.

The TXS1 register is write-only in 16-bit units, and the TXSL1 register is write-only in 8-bit units.

Caution TXS1, TXSL1 can be read, but since shifting is done in synchronization with the shift clock, the data that is read cannot be guaranteed.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After rese
TXS1	TXS15	TXS14	TXS13	TXS12	TXS11	TXS10	TXS9	TXS8	TXS7	TXS6	TXS5	TXS4	TXS3	TXS2	TXS1	TXS0	FFFFFA24H	Undefined
Transm	11331	011 3		eyis		. ']			7	6	5	4	3	2	1	0	Address	After rese
									7	6	5	4	3	2	1	0	Address	After rese
							ТХ	SL1	TXS7	TXS6	TXS5	TXS4	TXS3	TXS2	TXS1	TXS0	FFFFFA26H	Undefined
	neitio	n	Bit	name	e								Funct	ion				
Bit po	Jonio																	
	to 0		TXB1	5 to		Write	trans	smit d	lata.									

10.3.4 Interrupt requests

The following two types of interrupt request are generated from UART1.

- Reception completion interrupt (INTSR1)
- Transmission completion interrupt (INTST1)

The reception completion interrupt has higher default priority than the transmission completion interrupt.

Table 10-5. Default Priority of Generated Interrupts

Interrupt	Priority
Reception completion	1
Transmission completion	2

(1) Reception completion interrupt (INTSR1)

In the reception enabled state, the reception completion interrupt (INTSR1) is generated when data in the reception shift register undergoes shift-in processing and is transferred to the reception buffer.

The reception completion interrupt request (INTSR1) is generated following stop-bit sampling and upon the occurrence of an error.

In the reception disabled state, no reception completion interrupt is generated.

Caution A reception completion interrupt (INTSR1) is generated when the last bit of receive data (stop bit) is received.

(2) Transmission completion interrupt (INTST1)

Since UART1 does not have a transmission buffer, a transmission completion interrupt request (INTST1) is generated when one frame of data containing 7-bit or 8-bit characters or two frames of data containing 9-bit characters are shifted out from the transmission shift register (TXS1, TXSL1).

10.3.5 Operation


(1) Data format

Full-duplex serial data is transmitted and received.

Figure 10-17 shows the format of transmit/receive data. One data frame consists of a start bit, character bits, a parity bit, and a stop bit(s). When 2 data frame transfer is set, both frames have the above-described format.

Specification of the character bit length in one data frame, parity selection, and specification of the stop bit length is done using asynchronous serial interface mode register 10 (ASIM10). Specification of the number of frames and specification of the extension bit is mode using asynchronous serial interface mode register 11 (ASIM11). Data is transmitted LSB first.





	ASIM10, A	SIM11 Register	Settings				Data Forma	t	
CL Bit	PS1 Bit	PS0 Bit	SL Bit	EBS Bit	D0 to D6	D7	D8	D9	D10
0	0	0	0	0	DATA	Stop bit		_	_
0	Other than PS1	= PS0 = 0			DATA	Parity bit	Stop bit	_	—
1	0	0			DATA	DATA	Stop bit	_	—
1	Other than PS1	= PS0 = 0			DATA	DATA	Parity bit	Stop bit	—
0	0	0	1	0	DATA	Stop bit	Stop bit	_	—
0	Other than PS1	= PS0 = 0			DATA	Parity bit	Stop bit	Stop bit	—
1	0	0			DATA	DATA	Stop bit	Stop bit	—
1	Other than PS1	= PS0 = 0			DATA	DATA	Parity bit	Stop bit	Stop bit
0	0	0	0	1	DATA	Stop bit	—	_	—
0	Other than PS1	= PS0 = 0			DATA	Parity bit	Stop bit	_	—
1	0	0			DATA	DATA	DATA	Stop bit	—
1	Other than PS1	= PS0 = 0			DATA	DATA	Parity bit	Stop bit	—
0	0	0	1	1	DATA	Stop bit	Stop bit	_	—
0	Other than PS1	= PS0 = 0			DATA	Parity bit	Stop bit	Stop bit	—
1	0	0			DATA	DATA	DATA	Stop bit	Stop bit
1	Other than PS1	= PS0 = 0			DATA	DATA	Parity bit	Stop bit	Stop bit

Table 10-6. ASIM10, ASIM11 Register Settings and Data Format

(2) Transmission operation

The transmission operation is started by writing data to 2-frame continuous transmission shift register 1 (TXS1)/transmission shift register L1 (TXSL1).

Following data write, the start bit is transmitted from the next shift timing.

Since the UART1 does not have a CTS (transmission enable signal) input pin, use a port when the other party confirms the reception enabled status.

(a) Transmission operation start

The transmission operation is started by writing transmit data to 2-frame continuous transmission shift register 1 (TXS1)/transmission shift register L1 (TXSL1). Then data is output in sequence from LSB to the TXD1 pin (transmission in sequence from the start bit). A start bit, parity bit, and stop bit(s) are automatically added.

(b) Transmission interrupt request

When the transmission shift register becomes empty upon completion of the transmission of 1 or 2 frames of data, a transmission completion interrupt request (INTST1) is generated. The INTST1 interrupt generation timing differs depending on the specification of the stop bit length. The INTST1 interrupt is generated at the same time that the last stop bit is output.

The transmission operation remains stopped until the data to be transmitted next has been written to the TXS1/TXSL1 registers.

Figure 10-18 shows the INTST1 interrupt generation timing.

- Cautions 1. Normally, the transmission completion interrupt (INTST1) is generated when the transmission shift register becomes empty. However, if the transmission shift register has become empty due to input of RESET, no transmission completion interrupt (INTST1) is generated.
 - 2. No data can be written to the TXS1 or TXSL1 registers during a transmission operation until INTST1 is generated. Even if data is written, this does not affect the transmission operation.




Figure 10-18. Asynchronous Serial Interface Transmission Completion Interrupt Timing

(3) Continuous transmission of 3 or more frames

In addition to the 1-frame/2-frame transmission function, UART1 also enables continuous transmission of 3 or more frames, using the method shown below.

(a) How to continuously transmit 3 or more frames (when the stop bit is 1 bit (SL bit = 0))

Three frames can be continuously transmitted by writing transmit data to the TXS1/TXSL1 register in the period between the generation of the transmission completion interrupt request (INTST1) and $4 \times 2/fxx$ before the output of the last stop bit.

The INTST1 interrupt becomes high level 2/fxx after being output and returns to low level 2/fxx later. TXS1/TXSL1 can only be written after the INTST1 interrupt level has fallen. The time from INTST1 interrupt generation to the completion of transmit data writing (t) is therefore indicated by the following expression.

t = (Time of one stop bit) – $(2 \times 2/fxx + 4 \times 2/fxx)$

fxx = Internal system clock

Caution $4 \times 2/fxx$ has a margin of double the clock that can actually be used for operation.

Example Count clock frequency = 32 MHz = 32,000,000 Hz Target baud rate in synchronous mode = 9,600 bps

> t = (1/9615.385) - ((4 + 8)/32,000,000)= 104.000 - 0.375 = 103.625 [µs]

Therefore, be sure to write transmit data to TXS1/TXSL1 within 103 μ s of the generation of the INTST1 interrupt.

Note, however, that because writing to TXS1/TXSL1 may be delayed depending on the priority order of the interrupt or the interrupt servicing time, be sure to allow sufficient time for writing transmit data after the INTST1 interrupt has been generated. If there is not enough time for continuous transmission due to a delay in writing to TXS1/TXSL1, a 1-bit high level is transmitted.

Note also that if the stop bit length is 2 bits (SL = 1), the INTST1 interrupt will be generated when the second stop bit is output.




Figure 10-19. Continuous Transmission of 3 or More Frames

(4) Reception operation

The reception wait status is entered by setting the RXE1 bit of the ASIM10 register to 1. To start the reception operation, first perform start bit detection. Start bit detection is done by performing sampling of the RXD1 pin. When the reception operation is started, serial data is stored in the reception shift register in order at the set baud rate. Each time reception of 2 frames or 1 frame of RXB1 or RXBL1 data has been completed, a reception completion interrupt (INTSR1) is generated. Receive data is transmitted from the reception buffer (RXB1/RXBL1) to memory when this interrupt is serviced.

(a) Reception enabled status

The reception operation is enabled by setting (1) the RXE1 bit of the ASIM10 register.

- RXE1 = 1: Reception enabled status
- RXE1 = 0: Reception disabled status

In the reception disabled status, the reception hardware is in standby in an initialized state. At this time, no reception completion interrupt is generated, and the contents of the reception buffer are held.

(b) Start of reception operation

The reception operation is started by detection of the start bit.

• In asynchronous mode (MOD bit of ASIM11 register = 0)

The RXD1 pin is sampled using the serial clock from the baud rate generator. After 8 serial clocks have been output following detection of the falling edge of the RXD1 pin, the RXD1 pin is again sampled. If a low level is detected at this time, the falling edge of the RXD1 pin is interpreted as a start bit, the operation shifts to reception processing, and the RXD1 pin input is sampled from this point on in units of 16 serial clock output.

If the high level is detected during sampling after 8 serial clocks from detection of the falling edge of the RXD1 pin, this falling edge is not recognized as a start bit. The serial clock counter that generates the sample timing is initialized and stops, and input of the next falling edge is waited for.

• In synchronous mode (MOD bit of ASIM11 register = 1)

The RXD1 pin is sampled using the serial clock from the baud rate generator or at the rising edge of serial clock input/output. If the RXD1 pin is low level at this time, this is interpreted as a start bit and reception processing starts.

If reception data is interrupted at the fixed low level during reception, reception of this receive data (including error detection) is completed and reception completion interrupt is generated. However, even if the RXD line is fixed at low level, the next reception operation is not started (start bit detection is not performed).

Be sure to set the high level when restarting the reception operation. If the high level is not set, the start bit detection position becomes undefined, and correct reception operation cannot be performed.

(c) Reception completion interrupt request

When reception of one frame of data has been completed (stop bit detection) when the RXE1 bit of the ASIM10 register = 1, the receive data in the shift register is transferred to RXB1/RXBL1 and a reception completion interrupt request (INTSR1) is generated after 1 frame or 2 frames of data have been transferred to RXB1/RXBL1.

A reception completion interrupt is also generated upon detection of an error.

When the RXE1 bit = 0 (reception disabled), no reception completion interrupt is generated.




Figure 10-20. Asynchronous Serial Interface Reception Completion Interrupt Timing

- Cautions 1. Even if a reception error occurs, be sure to read 2-frame continuous reception buffer register 1 (RXB1)/reception buffer register 1 (RXBL1). If the RXB1 or RXBL1 register is not read, an overrun error will occur at the next data reception, and the reception error state will continue indefinitely.
 - 2. Reception is always performed with a stop bit length of 1 bit. A second stop bit is ignored.

(5) Reception errors

The flags for the three types of errors: parity errors, framing errors, and overrun errors, are affected in synchronization with reception operation. As a result of data reception, the PE1, FE1, and OVE1 flags of the ASIS1 register are set (1) and a reception completion interrupt request (INTSR1) is generated at the same time.

The contents of error that occurred during reception can be detected by reading the contents of the PE1, FE1, and OVE1 flags of the ASIS1 register during the INTSR1 interrupt servicing.

The contents of the ASIS1 register are reset (0) by reading the ASIS1 register (if the next receive data contains an error, the corresponding error flag is set (1)).

Table 10-7. Reception Error Causes

Error Flag	Reception Error	Causes
PE1	Parity error	The parity specification during transmission did not match the parity of the reception data
FE1	Framing error	No stop bit was detected
OVE1	Overrun error	The reception of the next data was completed before data was read from the reception buffer

(6) Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used at the transmission and reception sides.

(a) Even parity

<1> During transmission

The parity bit is controlled so that number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

<2> During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

(b) Odd parity

<1> During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

<2> During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

(c) 0 parity

During transmission, the parity bit is set to "0" regardless of the transmit data. During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

(d) No parity

No parity bit is added to the transmit data.

During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

10.3.6 Synchronous mode

The synchronous mode can be set with the $\overline{\text{ASCK1}}$ pin, which is the serial clock I/O pin.

The synchronous mode is set with the MOD bit of the ASIM11 register, and the serial clock to be used for synchronization is selected with the SCLS bit of the ASIM10 register.

In the synchronous mode, external clock input is selected when the value of the SCLS bit is 0 (default), and the serial clock output is selected in the case of all other settings. Therefore, when performing settings, make sure that outputs between connection nodes do not conflict.

In the synchronous mode, the falling edge of the serial clock is used as the transmission timing, and the rising edge as the reception timing, but transmit data is output with a delay of 1 system clock (serial clock) (in the external clock synchronous mode, the maximum delay is 2.5 system clocks).




Figure 10-21. Transmission/Reception Timing in Synchronous Mode

	(a) In 1-frame transmission/reception mode
Serial clock	
Transmit data	Stop bit
Transmission register write signal	
Flag in transmission (SOT1)	
Transmission completion interrupt (INTST1)	
Flag in reception (SIR1)	
Reception completion interrupt (INTSR1)	
Reception buffer (RXB1)	Undefined (hold previous value) 005AH
Reception buffer (RXBL1)	Undefined (hold previous value) 5AH

Figure 10-22. Transmission/Reception Timing Chart for Synchronous Mode (1/3)

	(b) In 2-frame continuous transmission/reception mode
Serial clock	
Transmit data	Stop bit Stop bit
Transmission register write signal	
Flag in transmission (SOT1)	
Transmission completion interrupt (INTST1)	
Flag in reception (SIR1)	
Reception completion interrupt (INTSR1)	
Reception buffer (RXBL1)	Undefined (hold previous value) 5A5AH 5A15H
Reception buffer (RXBL1)	Undefined (hold previous value) X 5AH X 15H

Figure 10-22. Transmission/Reception Timing Chart for Synchronous Mode (2/3)




Figure 10-22. Transmission/Reception Timing Chart for Synchronous Mode (3/3)

Figure 10-23. Reception Completion Interrupt and Error Interrupt Generation Timing During Synchronous Mode Reception

	(a) During normal operation (in 1-frame reception mode)
Receive data	START STOP
Flag in reception (SIR1)	
Reception completion interrupt	
(INTSR1) Error interrupt	Π
	(b) In 2-frame continuous reception mode
Receive data	START STOP START STOP
Flag in reception (SIR1)	(1)
Reception completion interrupt	ſ
(INTSR1) Error interrupt	
	† (2) (3)
	<explanation></explanation>
	(1) If the start bit of the second frame is not detected, no reception completion interrupt is generated.
	(2) If an error occurs in the first frame, an error interrupt is generated following detection of the stop bit of the first frame (at the calculated position).
	(3) If an error occurs in the second frame, an error interrupt is generated simultaneously with a reception completion interrupt.If an error occurs in the first frame, no error interrupt is generated even if an error occurs in the second frame.

10.3.7 Dedicated baud rate generator 1 (BRG1)

(1) Configuration of baud rate generator 1 (BRG1)

For UART1, the serial clock can be selected from the dedicated baud rate generator output or internal system clock (fxx) for each channel.

The serial clock source is specified by register ASIM10.

If dedicated baud rate generator output is specified, BRG1 is selected as the clock source.

Since the same serial clock can be shared for transmission and reception for one channel, baud rate is the same for the transmission/reception.




Figure 10-24. Block Diagram of Baud Rate Generator 1 (BRG1)

(2) Dedicated baud rate generator 1 (BRG1)

BRG1 is configured of an 8-bit timer counter for baud rate signal generation, a prescaler mode register that controls the generation of the baud rate signal (PRSM1), a prescaler compare register that sets the value of the 8-bit timer counter (PRSCM1), and a prescaler.

(a) Input clock

The internal system clock (fxx) is input to BRG1.

(b) Prescaler mode register 1 (PRSM1)

The PRSM1 register controls generation of the UART1 baud rate signal. These registers can be read/written in 8-bit or 1-bit units.

Cautions 1. Do not change the values of the BGCS1 and BGCS0 bits during transmission/ reception operations.

2. Set PRSM1 bits other than the UARTCE1 bit prior to setting the UARTCE1 bit to 1.

	<7>	6	5	4	3	2	1	0	Address	After res
PRSM1	UARTCE	E1 0	0	0	0	0	BGCS1	BGCS0	FFFFFA2EH	00H
Bit po	osition	Bit name				F	unction			
7	7	UARTCE1	En	ables baud ra	ite counter c	peration.				
			C	: Stops bauc	I rate counte	r operatio	n and fixes	baud rate o	output signal to	0.
			1	: Enables ba	ud rate cour	nter operat	tion and sta	rts baud ra	te output.	
1,	0	BGCS1,	Se	lects count cl	ock to baud	rate count	er.			
		BGCS0								
				BGCS1	BGCSC)	Cou	nt clock se	lection	
				0	0	fxx/	2			
				0	1	fxx/	4			
				1	0	fxx/	8			
				1	1	fxx/	16			
					·	·				
			Be	mark fxx: In	ternal syster	n clock				

(c) Prescaler compare register 1 (PRSCM1)

PRSCM1 is an 8-bit compare register that sets the value of the 8-bit timer counter. This register can be read/written in 8-bit units.

Cautions 1. The internal timer counter is cleared by writing to the PRSCM1 register. Therefore, do not overwrite the PRSCM1 register during a transmission operation.

2. Perform PRSCM1 register settings prior to setting the UARTCE1 bit to 1. If the contents of the PRSCM1 register are overwritten when the value of the UARTCE1 bit is 1, the cycle of the baud rate signal is not guaranteed.

	7	6	5	4	3	2	1	0	Address	After reset
PRSCM1	PRSCM7	PRSCM6	PRSCM5	PRSCM4	PRSCM3	PRSCM2	PRSCM1	PRSCM0	FFFFFA30H	00H

(d) Baud rate generation

First, when the UARTCE1 bit of the PRSM1 register is overwritten by 1, the 8-bit timer counter for baud rate signal generation starts counting up with the clock selected by bits BGCS1 and BGCS0 of the PRSM1 register. The count value of the 8-bit timer counter is compared with the value of the PRSCM1 register, and if these values match, a timer count clock pulse of 1 cycle is output to the output controller for the baud rate.

The output controller for the baud rate reverses the baud rate signal in synchronization with the rising edge of the timer count clock when this pulse is "1".

(e) Cycle of baud rate signal

The cycle of the baud rate signal is calculated as follows.

When setting value of PRSCM1 register is 00H

(Cycle of signal selected by bits BGCS1, BGCS0 of PRSM1 register) $\times 256 \times 2$


In cases other than above

(Cycle of signal selected by bits BGCS1, BGCS0 of PRSM1 register) \times (setting value of PRSCM1 register) \times 2


(f) Baud rate setting value

The formulas for calculating the baud rate in the asynchronous mode and the synchronous mode and the formula for calculating the error are as follows.


<1> Formula for calculating baud rate in asynchronous mode



<2> Formula for calculating the baud rate in synchronous mode



<3> Formula for calculating error



<4> Baud rate setting example

In an actual system, the output of a prescaler module, etc. is connected to the input clock. Table 10-8 shows the baud rate generator setting data at this time.

Table 10-8. Baud Rate Generator Setting Data (BRG = fxx/2)

Desired Baud Rate		Actual B	aud Rate	BGCSm Bit	PRSCM1	Error
Synchronous Mode	Asynchronous Mode	Synchronous Mode	Asynchronous Mode	(m = 0, 1)	Register Setting Value	
4,800	300	4,807.692	300.4808	3	208	0.16
9,600	600	9,615.385	600.9615	3	104	0.16
19,200	1,200	19,230.77	1,201.923	3	52	0.16
38,400	2,400	38,461.54	2,403.846	3	26	0.16
76,800	4,800	76,923.08	4,807.692	3	13	0.16
153,600	9,600	153,846.2	9,615.385	2	13	0.16
166,400	10,400	166,666.7	10,416.67	1	24	0.16
307,200	19,200	307,692.3	19,230.77	1	13	0.16
614,400	38,400	615,384.6	38,461.54	0	13	0.16
1,228,800	76,800	1,142,857	71,428.57	0	7	-6.99
2,457,600	153,600	2,666,667	166,666.7	0	3	8.51

(a) When fxx = 32 MHz

(b) When fxx = 40 MHz

Desired E	Baud Rate	Actual Ba	aud Rate	BGCSm Bit	PRSCM1	Error	
Synchronous Mode	Asynchronous Mode	Synchronous Mode	Asynchronous Mode	(m = 0, 1)	Register Setting Value	J	
4,800	300	4,882.813	305.1758	3	256	1.73	
9,600	600	9,615.385	600.9615	3	130	0.16	
19,200	1,200	19,230.77	1,201.923	3	65	0.16	
38,400	2,400	38,461.54	2,403.846	2	65	0.16	
76,800	4,800	76,923.08	4,807.692	1	65	0.16	
153,600	9,600	153,846.2	9,615.385	0	65	0.16	
166,400	10,400	166,666.7	10,416.67	0	60	0.16	
307,200	19,200	303,030.3	18,939.39	0	33	-1.36	
614,400	38,400	625,000	39,062.5	0	16	1.73	
1,228,800	76,800	1,250,000	78,125	0	8	1.73	
2,457,600	153,600	2,500,000	156,250	0	4	1.73	

(3) Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.




Figure 10-25. Allowable Baud Rate Range During Reception

As shown in Figure 10-25, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the PRSCM1 register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

If this is applied to 11-bit reception, the following is theoretically true.

 $FL = (Brate)^{-1}$

Brate: UART1 baud rate

- k: PRSCM1 register setting value
- FL: 1-bit data length

When the latch timing margin is 2 clocks of fxx/2, the minimum allowable transfer rate (FLmin) is as follows (fxx: Internal system clock).

$$FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$$

Therefore, the transfer destination's maximum receivable baud rate (BRmax) is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k + 2}$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$
$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the transfer destination's minimum receivable baud rate (BRmin) is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k-2}$$
 Brate

(4) Transfer rate in 2-frame continuous reception

In 2-frame continuous reception, the timing is initialized by detecting the start bit of the second frame, so the transfer results are not affected.

10.4 Clocked Serial Interfaces 0, 1 (CSI0, CSI1)

10.4.1 Features

- High-speed transfer: Maximum 4 Mbps
- Half-duplex communications
- Master mode or slave mode can be selected
- Transmission data length: 8 bits or 16 bits can be set
- Transfer data direction can be switched between MSB first and LSB first
- Eight clock signals can be selected (7 master clocks and 1 slave clock)
- 3-wire type SOn: Serial transmit data output
 - SIn: Serial receive data input

SCKn: Serial clock I/O

- Interrupt sources: 1 type
- Transmission/reception completion interrupt (INTCSIn)
- Transmission/reception mode and reception-only mode can be specified
- Two transmission buffers (SOTBFn/SOTBFLn, SOTBn/SOTBLn) and two reception buffers (SIRBn/SIRBLn, SIRBEn/SIRBELn) are provided on chip
- Single transfer mode and repeat transfer mode can be specified

Remark n = 0, 1

10.4.2 Configuration

CSIn is controlled via the clocked serial interface mode register (CSIMn) (n = 0, 1). Transmission/reception of data is performed by reading/writing the SIOn register (n = 0, 1).

(1) Clocked serial interface mode registers 0, 1 (CSIM0, CSIM1)

The CSIMn register is an 8-bit register that specifies the operation of CSIn.

(2) Clocked serial interface clock selection registers 0, 1 (CSIC0, CSIC1)

The CSICn register is an 8-bit register that controls the CSIn serial transfer operation.

(3) Serial I/O shift registers 0, 1 (SIO0, SIO1)

The SIOn register is a 16-bit shift register that converts parallel data into serial data. The SIOn register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by accessing the buffer register.

(4) Serial I/O shift registers L0, L1 (SIOL0, SIOL1)

The SIOLn register is an 8-bit shift register that converts parallel data into serial data. The SIOLn register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by access of the buffer register .

(5) Clocked serial interface reception buffer registers 0, 1 (SIRB0, SIRB1)

The SIRBn register is a 16-bit buffer register that stores receive data.

- (6) Clocked serial interface reception buffer registers L0, L1 (SIRBL0, SIRBL1) The SIRBLn register is an 8-bit buffer register that stores receive data.
- (7) Clocked serial interface read-only reception buffer registers 0, 1 (SIRBE0, SIRBE1) The SIRBEn register is a 16-bit buffer register that stores receive data. The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.
- (8) Clocked serial interface read-only reception buffer registers L0, L1 (SIRBEL0, SIRBEL1) The SIRBELn register is an 8-bit buffer register that stores receive data. The SIRBELn register is the same as the SIRBLn register. It is used to read the contents of the SIRBLn register.
- (9) Clocked serial interface transmission buffer registers 0, 1 (SOTB0, SOTB1) The SOTBn register is a 16-bit buffer register that stores transmit data.
- (10) Clocked serial interface transmission buffer registers L0, L1 (SOTBL0, SOTBL1) The SOTBLn register is an 8-bit buffer register that stores transmit data.
- (11) Clocked serial interface initial transmission buffer registers (SOTBF0, SOTBF1) The SOTBFn register is a 16-bit buffer register that stores the initial transmit data in the repeat transfer mode.

(12) Clocked serial interface initial transmission buffer register L (SOTBFL0, SOTBFL1)

The SOTBFLn register is an 8-bit buffer register that stores initial transmit data in the repeat transfer mode.

(13) Selector

The selector selects the serial clock to be used.

(14) Serial clock controller

Controls the serial clock supply to the shift register. Also controls the clock output to the SCKn pin when the internal clock is used.

(15) Serial clock counter

Counts the serial clock output or input during transmission/reception operation, and checks whether 8-bit or 16-bit data transmission/reception has been performed.

(16) Interrupt controller

Controls the interrupt request timing.




Figure 10-26. Block Diagram of Clocked Serial Interface

10.4.3 Control registers

Because CSI1 shares its pins with UART1, the CSI1 mode must be preset by using the PMC3 and RFC3 registers (refer to **10.1.1 Selecting mode of UART1 or CSI1**).

(1) Clocked serial interface mode registers 0, 1 (CSIM0, CSIM1)

The CSIMn register controls the CSIn operation (n = 0, 1).

These registers can be read/written in 8-bit or 1-bit units (however, bit 0 is read-only).

Caution Overwriting the TRMDn, CCL, DIRn, CSIT, and AUTO bits of the CSIMn register can be done only when the CSOTn bit = 0. If these bits are overwritten at any other time, the operation cannot be guaranteed.

	<7>	<6>	5	<4>	3	2	1	<0>	Address	After rese		
CSIM0	CSICAE	TRMD0	CCL	DIR0	CSIT	AUTO	0	CSOT0	FFFFF900H	00H		
	<7>	<6>	5	<4>	3	2	1	<0>	Address	After rese		
CSIM1	CSICAE	1 TRMD1	CCL	DIR1	CSIT	AUTO	0	CSOT1	FFFFF910H	00H		
Bit po	7	Bit name CSICAEn TRMDn	0: E 1: C The ir to 0. F 10.4.5 Specir 0: F 1: T When	For the SCH 5 Output pi fies transm Receive-on Transmission the TRMD t is fixed to	In operatic SIn operation In circuit cau (In and SOU (Ins.) ission/reception In vit = 0, reception	ration. n. n be reset a n pin output ption mode n mode eceive-only	status wł	nen the CSIC	ting the CSICA CAEn bit = 0, re and the SOn p ing the SIRBn	efer to		
5	5	CCL	SOTB Specit 0: 8	When the TRMDn bit = 1, transmission/reception is started by writing data to the SOTBn register. Specifies data length. 0: 8 bits 1: 16 bits								
4 DIRn Specifies transfer direction mode (MSB/LSB). 0: First bit of transfer data is MSB 1: First bit of transfer data is LSB												
	3	CSIT	 Controls delay of interrupt request signal. 0: No delay 1: Delay mode (interrupt request signal is delayed 1/2 cycle). The delay mode (CSIT bit = 1) is valid only in the master mode (CKS2 to CSI bits of the CSICn register are not 11B). In the slave mode (CKS2 to CKS0 bit 11B), do not set the delay mode. Caution The delay mode (CSIT bit = 1) is valid only in the master mode (CKS2 to CSK0 bits of the CSICn register are not 111B). In the slave mode (CKS2 to CSK0 bits of the CSICn register are not 111B). In the slave mode (CKS2 to CSK0 bits of the CSICn register are not 111B). In the slave mode (CKS2 to CSK0 bits of the CSICn register are not 111B). In the slave mode (CKS2 to CKS0 bits are 111B), do not set the delay 						bits are de he			
2	2	AUTO	0: 5	mode. Specifies single transfer mode or repeat transfer mode. 0: Single transfer mode 1: Repeat transfer mode								
()	CSOTn	0: 1	ndicating tr dle status Fransfer exe								
			Cauti	on The C	SOTn bit i	s cleared (0) by writ	ina 0 to the	CSICAEn bit			

Remark n = 0, 1

(2) Clocked serial interface clock selection registers 0, 1 (CSIC0, CSIC1)

The CSICn register is an 8-bit register that controls the CSIn transfer operation (n = 0, 1). These registers can be read/written in 8-bit or 1-bit units.

Caution The CSICn register can be overwritten only when the CSICAEn bit of the CSIMn register = 0.

	7	6	5	4	3	2	1	0	Address	After reset	
SICO	0	0	0	CKP	DAP	CKS2	CKS1	CKS0	FFFFF901H	00H	
	7	6	5	4	3	2	1	0	Address	After reset	
SIC1	0	0	0	CKP	DAP	CKS2	CKS1	CKS0	FFFFF911H	00H	
	Bit position	Bit na	ame	Function							
	4, 3	CKP, D	AP	Specifies operation mode.							
				CKP	DAP	Operation mode					
				0	0 0 SCKn (I/O) SOn (output) <u>XD07XD06XD03XD03XD02XD0</u> SIn (input) <u>XD17XD16XD13XD12XD</u>						
				0	1	SCKn (l/ SOn (outp SIn (inp			4 <u>003002001</u> 1 <u>013012011</u>		
				1	0	SCKn (l. SOn (outp SIn (inp	out)DO7				
				1	1	SCKn (l/ SOn (outp SIn (inp					
				Remark	n = 0, 1						
	2 to 0	CKS2 to CKS0)	Specifies in							
				CKS2	CKS1	CKS0	Inpu	ıt clock	Мс	de	
				0	0	0	fz	x/2 ⁷	Master	r mode	
				0	0	1	fz	xx/2 ⁶	Master	r mode	
				0	1	0	b	xx/2⁵	Master	mode	
				0	1	1	fz	x/2 ⁴	Master	r mode	
				1	0	0	b	x/2 ³	Master	mode	
				1	0	1	b	xx/2 ²	Master	mode	
				1	1	0	Clock gener	ated by BR	IG3 Master	mode	
				1	1	1	External clo	ck (SCKn)	Slave	mode	
				Remark	fxx: Int n = 0, 1		tem clock fr	equency			

(3) Clocked serial interface reception buffer registers 0, 1 (SIRB0, SIRB1)

The SIRBn register is a 16-bit buffer register that stores receive data (n = 0, 1).

When the receive-only mode is set (TRMDn bit of CSIMn register = 0), the reception operation is started by reading data from the SIRBn register.

These registers are read-only, in 16-bit units.

In addition to reset input, these registers can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

Cautions 1. Read the SIRBn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1).

2. When the single transfer mode has been set (AUTO bit of CSIMn register = 0), perform a read operation only in the idle state (CSOTn bit of CSIMn register = 0). If the SIRBn register is read during data transfer, the data cannot be guaranteed.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After res
SIRB0	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	FFFFF902H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							_	_	_	_	_		_	_		_		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After res
SIRB1	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	FFFFF912H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Bit po	osition		Bit r	name								F	unctic	on				
15	to 0	_	SIRB1 SIRB0		S	Stores	s rece	ive da	ata.									

(4) Clocked serial interface reception buffer registers L0, L1 (SIRBL0, SIRBL1)

The SIRBLn register is an 8-bit buffer register that stores receive data (n = 0, 1).

When the receive-only mode is set (TRMDn bit of CSIMn register = 0), the reception operation is started by reading data from the SIRBLn register.

These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, these registers can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIRBLn register is the same as the lower bytes of the SIRBn register.

- Cautions 1. Read the SIRBLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0).
 - 2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform a read operation only in the idle state (CSOTn bit of CSIMn register = 0). If the SIRBLn register is read during data transfer, the data cannot be guaranteed.

	7	6	5	4	3	2	1	0	Address After res
SIRBL0	SIRE	57 SIRB	SIRB5	SIRB4	SIRB3	SIRB2	SIRB1	SIRB0	FFFFF902H 00H
	7	6	5	4	3	2	1	0	Address After res
SIRBL1	SIRE	SIRB	SIRB5	SIRB4	SIRB3	SIRB2	SIRB1	SIRB0	FFFFF912H 00H
SIRBL1	SIRE	SIRB	SIRB5	SIRB4	SIRB3	SIRB2	SIRB1	SIRB0	FFFFF912H 00H
SIRBL1	SIRE	37 SIRB	SIRB5	SIRB4	SIRB3	SIRB2	SIRB1	SIRB0	FFFFF912H 00H
SIRBL1 Bit pos	-	Bit nam		SIRB4	SIRB3	_	SIRB1	SIRB0	FFFFF912H 00H
, 	sition		2	SIRB4		_	-	SIRB0	FFFFF912H 00H

(5) Clocked serial interface read-only reception buffer registers 0, 1 (SIRBE0, SIRBE1)

The SIRBEn register is a 16-bit buffer register that stores receive data (n = 0, 1).

These registers are read-only, in 16-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

Cautions 1. The receive operation is not started even if data is read from the SIRBEn register.

 The SIRBEn register can be read only if the 16-bit data length is set (CCL bit of CSIMn register = 1).

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After res
SIRBE0	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	FFFFF906H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After res
SIRBE1	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	FFFFF916H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Bit po:	sition		Bit na	ame								Fu	nctior	า				
15 t	0 0	SI	RBE1	5 to	St	tores	receiv	ve dat	a.									

(6) Clocked serial interface read-only reception buffer registers L0, L1 (SIRBEL0, SIRBEL1)

The SIRBELn register is an 8-bit buffer register that stores receive data (n = 0, 1).

These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIRBELn register is the same as the SIRBLn register. It is used to read the contents of the SIRBLn register.

Cautions 1. The receive operation is not started even if data is read from the SIRBELn register.

2. The SIRBELn register can be read only if the 8-bit data length has been set (CCL bit of CSIMn register = 0).

	7		6	5	4	3	2	1	0	Address	After res
SIRBEL0	SIRB	E7	SIRBE6	SIRBE5	SIRBE4	SIRBE3	SIRBE2	SIRBE1	SIRBE0	FFFFF906H	00H
	7		6	5	4	3	2	1	0	Address	After res
SIRBEL1	SIRB	E7	SIRBE6	SIRBE5	SIRBE4	SIRBE3	SIRBE2	SIRBE1	SIRBE0	FFFFF916H	00H
					1					1	
_				L		I				1	
Bit posi	ition	E	3it name				Fur	oction		1	
Bit posi 7 to			Bit name	Stores re	eceive data	a.	Fur	liction			

(7) Clocked serial interface transmission buffer registers 0, 1 (SOTB0, SOTB1)

The SOTBn register is a 16-bit buffer register that stores transmit data (n = 0, 1).

When the transmission/reception mode is set (TRMDn bit of CSIMn register = 1), the transmission operation is started by writing data to the SOTBn register.

This register can be read/written in 16-bit units.

- Cautions 1. Access the SOTBn register only when the 16-bit data length is set (CCL bit of CSIMn register = 1).
 - 2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform access only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBn register is accessed during data transfer, the data cannot be guaranteed.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After res
SOTB0	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	FFFFF904H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After res
SOTB1	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	FFFFF914H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
-																		
Bit po	sition		Bit n	ame								Fu	unctio	n				
	:o 0	S	OTB1	5 to	S	Stores	trans	mit d	ata.									
15 t																		

(8) Clocked serial interface transmission buffer registers L0, L1 (SOTBL0, SOTBL1)

The SOTBLn register is an 8-bit buffer register that stores transmit data (n = 0, 1). When the transmission/reception mode is set (TRMDn bit of CSIMn register = 1), the transmission operation is started by writing data to the SOTBLn register.

These registers can be read/written in 8-bit or 1-bit units.

The SOTBLn register is the same as the lower bytes of the SOTBn register.

- Cautions 1. Access the SOTBLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0).
 - 2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform access only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBLn register is accessed during data transfer, the data cannot be guaranteed.

	7		6	5	4	3	2	1	0	Address After res
SOTBL0	SOTE	37	SOTB6	SOTB5	SOTB4	SOTB3	SOTB2	SOTB1	SOTB0	FFFFF904H 00H
	7		6	5	4	3	2	1	0	Address After res
SOTBL1	SOTE	37	SOTB6	SOTB5	SOTB4	SOTB3	SOTB2	SOTB1	SOTB0	FFFFF914H 00H
· · · · ·				SOTB5	SOTB4	SOTB3			SOTB0	FFFFF914H 00H
SOTBL1 Bit pos			SOTB6 Bit name	SOTB5	SOTB4	SOTB3		SOTB1	SOTB0	FFFF914H 00H

(9) Clocked serial interface initial transmission buffer registers 0, 1 (SOTBF0, SOTBF1)

The SOTBFn register is a 16-bit buffer register that stores initial transmission data in the repeat transfer mode (n = 0, 1).

The transmission operation is not started even if data is written to the SOTBFn register. These registers can be read/written in 16-bit units.

Caution Access the SOTBFn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBFn register is accessed during data transfer, the data cannot be guaranteed.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After rese
SOTBF0	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	FFFFF908H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After rese
SOTBF1	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	FFFFF918H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Bit pos	sition		Bit na	ame								Fu	nctior	<u>ו</u>				
15 to	o 0		OTBF		St	tores	initial	trans	missio	on dat	ta in r	epeat	t trans	sfer m	ode.			

(10) Clocked serial interface initial transmission buffer registers L0, L1 (SOTBFL0, SOTBFL1)

The SOTBFLn register is an 8-bit buffer register that stores initial transmission data in the repeat transfer mode (n = 0, 1).

The transmission operation is not started even if data is written to the SOTBFLn register.

These registers can be read/written in 8-bit or 1-bit units.

The SOTBFLn register is the same as the lower bytes of the SOTBFn register.

Caution Access the SOTBFLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBFLn register is accessed during data transfer, the data cannot be guaranteed.

	7	6	5	4	3	2	1	0	Address	After res
SOTBFL0	SOTB	7 SOTBF6	SOTBF5	SOTBF4	SOTBF3	SOTBF2	SOTBF1	SOTBF0	FFFFF908H	00H
	7	6	5	4	3	2	1	0	Address	After res
SOTBFL1	SOTBR	7 SOTBF6	SOTBF5	SOTBF4	SOTBF3	SOTBF2	SOTBF1	SOTBF0	FFFFF918H	00H
SOTBFL1	SOTBE	57 SOTBF6	SOTBF5	SOTBF4	SOTBF3	SOTBF2	SOTBF1	SOTBF0	FFFFF918H	00H
SOTBFL1	SOTB	57 SOTBF6	SOTBF5	SOTBF4	SOTBF3	SOTBF2	SOTBF1	SOTBF0	FFFFF918H	00H
SOTBFL1		57 SOTBF6 Bit name	SOTBF5	SOTBF4	SOTBF3		SOTBF1	SOTBF0	FFFFF918H	00H
	tion			SOTBF4		Fun	ction		FFFF918H	00H

(11) Serial I/O shift registers 0, 1 (SIO0, SIO1)

The SIOn register is a 16-bit shift register that converts parallel data into serial data (n = 0, 1). The transfer operation is not started even if the SIOn register is read. These registers are read-only, in 16-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

Caution Access the SIOn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SIOn register is accessed during data transfer, the data cannot be guaranteed.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After rese
SIO0	SIO15	SIO14	SIO13	SIO12	SIO11	SIO10	SIO9	SIO8	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SIO1	SIO0	FFFF90AH	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After rese
SIO1	SIO15	SI014	SIO13	SIO12	SI011	SIO10	SIO9	SIO8	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SI01	SIO0	FFFFF91AH	0000H
													Functi	ion				
Bit	positio	n	Bit	name	е								runci	1011				

(12) Serial I/O shift registers L0, L1 (SIOL0, SIOL1)

The SIOLn register is an 8-bit shift register that converts parallel data into serial data (n = 0, 1). The transfer operation is not started even if the SIOLn register is read. These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIOLn register is the same as the lower bytes of the SIOn register.

Caution Access the SIOLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SIOLn register is accessed during data transfer, the data cannot be guaranteed.

	7	6	5	4	3	2	1	0	Address	After rese
SIOLO	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SIO1	SIO0	FFFFF90AH	00H
_	7	6	5	4	3	2	1	0	Address	After rese
SIOL1	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SIO1	SIO0	FFFFF91AH	00H
								1	4	
Bit po	sition	Bit name				F	unction			

10.4.4 Operation

(1) Single transfer mode

(a) Usage

In the receive-only mode (TRMDn bit of CSIMn register = 0), transfer is started by reading^{Note 1} the receive data buffer register (SIRBn/SIRBLn) (n = 0, 1).

In the transmission/reception mode (TRMDn bit of CSIMn register = 1), transfer is started by writing^{Note 2} to the transmit data buffer register (SOTBn/SOTBLn).


In the slave mode, the operation must be enabled beforehand (CSICAEn bit of CSIMn register = 1).

When transfer is started, the value of the CSOTn bit of the CSIMn register becomes 1 (transmission execution status).


Upon transfer completion, the transmission/reception completion interrupt (INTCSIn) is set (1), and the CSOTn bit is cleared (0). The next data transfer request is then waited for.

- Notes 1. When the 16-bit data length (CCL bit of CSIMn register = 1) has been set, read the SIRBn register. When the 8-bit data length (CCL bit of CSIMn register = 0) has been set, read the SIRBLn register.
 - When the 16-bit data length (CCL bit of CSIMn register = 1) has been set, write to the SOTBn register.
 When the 8-bit data length (CCL bit of CSIMn register = 0) has been set, write to the SOTBLn register.

Caution When the CSOTn bit of the CSIMn register = 1, do not manipulate the CSIn register.










(b) Clock phase selection

The following shows the timing when changing the conditions for clock phase selection (CKP bit of CSICn register) and data phase selection (DAP bit of CSICn register) under the following conditions.

- Data length = 8 bits (CCL bit of CSIMn register = 0)
- First bit of transfer data = MSB (DIRn bit of CSIMn register = 0)
- No interrupt request signal delay control (CSIT bit of CSIMn register = 0)








Figure 10-28. Timing Chart According to Clock Phase Selection (2/2)

- (c) Transmission/reception completion interrupt request signals (INTCSI0, INTCSI1) INTCSIn is set (1) upon completion of data transmission/reception.
 - Caution The delay mode (CSIT bit = 1) is valid only in the master mode (bits CKS2 to CKS0 of the CSICn register are not 111B). The delay mode cannot be set when the slave mode is set (bits CKS2 to CKS0 = 111B).




Figure 10-29. Timing Chart of Interrupt Request Signal Output in Delay Mode (1/2)






Figure 10-29. Timing Chart of Interrupt Request Signal Output in Delay Mode (2/2)

(2) Repeat transfer mode

- (a) Usage (receive-only)
- <1> Set the repeat transfer mode (AUTO bit of CSIMn register = 1) and the receive-only mode (TRMDn bit of CSIMn register = 0).
- <2> Read the SIRBn register (start transfer with dummy read).
- <3> Wait for the transmission/reception completion interrupt request (INTCSIn).
- <4> When the transmission/reception completion interrupt request (INTCSIn) has been set (1), read the SIRBn register^{Note} (reserve next transfer).
- <5> Repeat steps <3> and <4> (N 2) times. (N: Number of transfer data)
- <6> Following output of the last transmission/reception completion interrupt request (INTCSIn), read the SIRBEn register and the SIOn register^{Note}.
- Note When transferring N number of data, receive data is loaded by reading the SIRBn register from the first data to the (N 2)th data. The (N 1)th data is loaded by reading the SIRBEn register, and the Nth (last) data is loaded by reading the SIOn register.







In the case of the repeat transfer mode, two transfer requests are set at the start of the first transfer. Following the transmission/reception completion interrupt request (INTCSIn), transfer is continued if the SIRBn register can be read within the next transfer reservation period. If the SIRBn register cannot be read, transfer ends and the SIRBn register does not receive the new value of the SIOn register. The last data can be obtained by reading the SIOn register following completion of the transfer.

(b) Usage (transmission/reception)

- <1> Set the repeat transfer mode (AUTO bit of CSIMn register = 1) and the transmission/reception mode (TRMDn bit of CSIMn register = 1)
- <2> Write the first data to the SOTBFn register.
- <3> Write the 2nd data to the SOTBn register (start transfer).
- <4> Wait for the transmission/reception completion interrupt request (INTCSIn).
- <5> When the transmission/reception completion interrupt request (INTCSIn) has been set (1), write the next data to the SOTBn register (reserve next transfer), and read the SIRBn register to load the receive data.
- <6> Repeat steps <4> and <5> as long as data to be sent remains.
- <7> Wait for the INTCSIn interrupt. When the interrupt request signal is set (1), read the SIRBn register to load the (N 1)th receive data (N: Number of transfer data).
- <8> Following the last transmission/reception completion interrupt request (INTCSIn), read the SIOn register to load the Nth (last) receive data.







In the case of the repeat transfer mode, two transfer requests are set at the start of the first transfer. Following the transmission/reception completion interrupt request (INTCSIn), transfer is continued if the SOTBn register can be written within the next transfer reservation period. If the SOTBn register cannot be written, transfer ends and the SIRBn register does not receive the new value of the SIOn register. The last receive data can be obtained by reading the SIOn register following completion of the transfer.

(c) Next transfer reservation period

In the repeat transfer mode, the next transfer must be prepared with the period shown in Figure 10-32.








Figure 10-32. Timing Chart of Next Transfer Reservation Period (2/2)

(d) Cautions

To continue repeat transfers, it is necessary to either read the SIRBn register or write to the SOTBn register during the transfer reservation period.

If access is performed to the SIRBn register or the SOTBn register when the transfer reservation period is over, the following occurs.

(i) In case of conflict between transfer request clear and register access

Since request cancellation has higher priority, the next transfer request is ignored. Therefore, transfer is interrupted, and normal data transfer cannot be performed.





Figure 10-33. Transfer Request Clear and Register Access Conflict

(ii) In case of conflict between interrupt request and register access

Since continuous transfer has stopped once, executed as a new repeat transfer. In the slave mode, a bit phase error transfer error results (refer to **Figure 10-34**). In the transmission/reception mode, the value of the SOTBFn register is retransmitted, and illegal data is sent.





10.4.5 Output pins

(1) SCKn pin

When the CSIn operation is disabled (CSICAEn bit of CSIMn register = 0), the \overline{SCKn} pin output status is as follows (n = 0, 1).

СКР	CKS2	CKS1	CKS0	SCKn Pin Output
0	Don't care	Don't care	Don't care	Fixed to high level
1	1	1	1	Fixed to high level
	Other than abo	ove		Fixed to low level

Table 10-9. SCKn Pin Output Status

Remarks 1. n = 0, 1

2. When any of the CKP and CKS2 to CKS0 bits of the CSICn register is overwritten, the SCKn pin output changes.

(2) SOn pin

When the CSIn operation is disabled (CSICAEn bit of CSIMn register = 0), the SOn pin output status is as follows (n = 0, 1).

TRMDn	DAP	AUTO	CCL	DIRn	SOn Pin Output
0	Don't care	Don't care	Don't care	Don't care	Fixed to low level
1	0	Don't care	Don't care	Don't care	SO latch value (low level)
	1	0	0	0	SOTB7 value
				1	SOTB0 value
			1	0	SOTB15 value
				1	SOTB0 value
		1	0	0	SOTBF7 value
				1	SOTBF0 value
			1	0	SOTBF15 value
				1	SOTBF0 value

Table 10-10. SOn Pin Output Status

Remarks 1. n = 0, 1

- 2. When any of the TRMDn, CCL, DIRn, and AUTO bits of the CSIMn register or DAP bit of the CSICn register is overwritten, the SOn pin output changes.
- **3.** SOTBm: Bit m of SOTBn register (m = 0, 7, 15)
- 4. SOTBFm: Bit m of SOTBFn register (m = 0, 7, 15)

10.4.6 Dedicated baud rate generator 3 (BRG3)

(1) Configuration of baud rate generator 3 (BRG3)

Dedicated baud rate generator output or the internal system clock (fxx) can be selected for the CSI0 and CSI1 serial clocks.

The serial clock source is specified by registers CSIC0 and CSIC1.

If dedicated baud rate generator output is specified, BRG3 is selected as the clock source.

Since the same serial clock can be shared for transmission and reception, baud rate is the same for both transmission and reception.




Figure 10-35. Block Diagram of Baud Rate Generator 3 (BRG3)

(2) Dedicated baud rate generator 3 (BRG3)

BRG3 is configured by an 8-bit timer counter that generates the baud rate signal, prescaler mode register 3 (PRSM3), which controls baud rate signal generation, prescaler compare register 3 (PRSCM3), which sets the value of the 8-bit timer counter, and a prescaler.

(a) Input clock

The internal system clock (fxx) is input to BRG3.

(b) Prescaler mode register 3 (PRSM3)

The PRSM3 register controls generation of the CSI0 and CSI1 baud rate signals. This register can be read/written in 8-bit or 1-bit units.

Cautions 1. Do not change the value of the BGCS1, BGCS0 bits during a transmission/ reception operation.

2. Set the PRSM3 register prior to setting the CSICAEn bit of the CSIMn register to 1 (n = 0, 1).

		-	5	4	3	2		0		00H		
RSM3	0	0	0	CE	0	0	BGCS1	S1 BGCS0 FFFFF920H C				
Bi	t position	Bit nan	ne				Function					
	4	CE	En	ables baud	rate counte	r operatio	on.					
			0	: Stops bau	d rate cour	iter opera	tion and fixe	es baud rate	e output signal	to 0.		
			1	: Enables b	aud rate co	unter ope	eration and s	starts baud	rate output ope	eration.		
	1, 0	BGCS1,	Se	ects count	clock for ba	ud rate c	ounter.					
		BGCS0										
				BGCS1	BGCS	S0	С	ount clock	selection			
				0	0	fx	k/4					
				0	1	fx	k/8					
				1	0	fx	√16					
				1	1	fx	/32					
				Remark f	x: Interna	l system	l clock					

(c) Prescaler compare register 3 (PRSCM3)

PRSCM3 is an 8-bit compare register that sets the value of the 8-bit timer counter. This register can be read/written in 8-bit units.

- Cautions 1. The internal timer counter is cleared by writing to the PRSM3 register. Therefore, do not write to the PRSCM3 register during transmission.
 - 2. Set the PRSCM3 register prior to setting the CSICAEn bit of the CSIMn register to 1 (n = 0, 1). If the contents of the PRSCM3 register are overwritten when the value of the CSICAEn bit is 1, the cycle of the baud rate signal is not guaranteed.

_	7	6	5	4	3	2	1	0	Address	After reset
PRSCM3	PRSCM7	PRSCM6	PRSCM5	PRSCM4	PRSCM3	PRSCM2	PRSCM1	PRSCM0	FFFFF922H	00H

(d) Baud rate signal cycle

The baud rate signal cycle is calculated as follows.

- When setting value of PRSCM3 register is 00H (Cycle of signal selected by bits BGCS1, BGCS0 of PRSM3 register) × 256 × 2
- In cases other than above (Cycle of signal selected by bits BGCS1, BGCS2 of PRSM3 register) × (setting value of PRSCM3 register) × 2

(e) Baud rate setting value

Table 10-11. Baud Rate Generator Setting Data

(a) When fxx = 32 MHz

BGCS1	BGCS0	PRSCM Register Value	Clock (Hz)
0	0	1	4,000,000
0	0	2	2,000,000
0	0	4	1,000,000
0	0	8	500,000
0	0	16	250,000
0	0	40	100,000
0	0	80	50,000
0	0	160	25,000
0	1	200	10,000
1	0	200	5,000

(b) When fxx = 40 MHz

BGCS1	BGCS0	PRSCM Register Value	Clock (Hz)
0	0	2	2,500,000
0	0	5	1,000,000
0	0	10	500,000
0	0	20	250,000
0	0	50	100,000
0	0	100	50,000
0	0	200	25,000
0	1	250	10,000
1	0	250	5,000

Caution Set the transfer clock so that it does not fall below the minimum value of 200 ns of the SCKn cycle (tcysk1) prescribed in the electrical specifications.

CHAPTER 11 A/D CONVERTER

11.1 Features

- Two 10-bit resolution on-chip A/D converters (A/D converter 0 and 1) Simultaneous sampling by two circuits is possible.
- Analog input: Total of 14 channels for two circuits
 A/D converter 0: 6 channels
 A/D converter 1: 8 channels
- On-chip A/D conversion result registers 0m, 1n (ADCR0m, ADCR1n) 10 bits \times 6 registers + 10 bits \times 8 registers
- A/D conversion trigger mode
 A/D trigger mode
 A/D trigger polling mode
 Timer trigger mode
 External trigger mode
- Successive approximation technique
- Voltage detection mode

Remark m = 0 to 5, n = 0 to 7

11.2 Configuration

A/D converters 0 and 1, which employ a successive approximation technique, perform A/D conversion operations using A/D scan mode registers 00, 01, 10, and 11 (ADSCM00, ADSCM01, ADSCM10, and ADSCM11) and registers ADCR0m and ADCR1n (m = 0 to 5, n = 0 to 7).

(1) Input circuit

The input circuit selects an analog input (ANI0m or ANI1n) according to the mode set in the ADSCM00 or ADSCM10 register and sends it to the sample and hold circuit (m = 0 to 5, n = 0 to 7).

(2) Sample and hold circuit

The sample and hold circuit individually samples analog inputs sent sequentially from the input circuit and sends them to the comparator. It holds sampled analog inputs during A/D conversion.

(3) Voltage comparator

The voltage comparator compares the analog input voltage that was input with the output voltage of the D/A converter.

(4) D/A converter

The D/A converter is used to generate the voltage that matches the analog input. The output voltage of the D/A converter is controlled by the successive approximation register (SAR).

(5) Successive approximation register (SAR)

The SAR is a 10-bit register that controls the output value of the D/A converter for comparing with the analog input voltage value. When an A/D conversion ends, the current contents of the SAR (conversion result) are stored in an A/D conversion result register (ADCR0m, ADCR1n) (m = 0 to 5, n = 0 to 7). When all specified A/D conversions end, an A/D conversion end interrupt (INTAD0, INTAD1) is also generated.

(6) A/D conversion result registers 0m, 1n (ADCR0m, ADCR1n)

ADCR0m and ADCR1n are 10-bit registers that hold A/D conversion results (m = 0 to 5, n = 0 to 7). Whenever an A/D conversion ends, the conversion result from the successive approximation register (SAR) is loaded.

RESET input sets these registers to 0000H.

(7) Controller

The controller selects an analog input, generates sample and hold circuit operation timing, controls conversion triggers, and specifies the conversion operation time according to the mode set by the ADSCMn0 or ADSCMn1 register.

(8) ANI0m, ANI1n pins (m = 0 to 5, n = 0 to 7)

The ANI0n and ANI1n pins are the analog input pins of each channel (total of 14 channels for two circuits) for analog converters 0 and 1. They input analog signals to be A/D converted.

Caution Make sure that the voltages input to ANI0m and ANI1n are within the range of the ratings. In particular, if a voltage (including noise) higher than AV_{DD0} and AV_{DD1} or lower than AV_{SS0} and AV_{SS1} (even if within the range of absolute maximum ratings) is input, the conversion value of that channel is invalid, and the conversion values of other channels may also be affected.

(9) AVsso, AVss1 pins

The AVsso and AVss1 pins are the ground voltage pins of A/D converters 0 and 1. Even if not using A/D converters 0 and 1, always ensure these pins have the same potential as the Vss pin.

(10) AVDD0, AVDD1 pins

The AV_{DD0} and AV_{DD1} pins are the analog power supply pins of A/D converters 0 and 1. These pins are also used as pins that input a reference voltage (equivalent to the AV_{REF0} and AV_{REF1} pins of the V850E/IA1). Therefore, the signals input to the ANI0m and ANI1n pins are converted into digital signals, based on the voltage applied between AV_{DD0} and AV_{SS0} and between AV_{DD1} and AV_{SS1} (m = 0 to 5, n = 0 to 7). Even if not using A/D converters 0 and 1, always ensure these pins have the same potential as the V_{DD} pin.





Figure 11-1. Block Diagram of A/D Converter 0 or 1

Cautions 1. Noise at an analog input pin (ANI0m, ANI1n) or reference voltage input pin (AV_{DD0}, AV_{DD1}) may give rise to an invalid conversion result (m = 0 to 5, n = 0 to 7). Software processing is needed in order to prevent this invalid conversion result from

adversely affecting the system.

- The following are examples of software processing.
- Use the average value of the results of multiple A/D conversions as the A/D conversion result.
- Perform A/D conversion several times consecutively and use conversion results omitting any abnormal conversion results that are obtained.
- If an A/D conversion result from which it is judged that an abnormality occurred in the system is obtained, be sure to recheck the abnormality occurrence before performing malfunction processing.
- 2. Be sure that voltages outside the range [AVss0 to AVDD0, AVss1 to AVDD1] are not applied to pins being used as A/D converter 0 and 1 input pins.





11.3 Functions Added to V850E/IA2

(1) Addition of INTCM004, INTCM005, INTCM014, INTCM015 as timer trigger sources

The timer trigger source (INTTM0n, INTCM0n3 to INTCM0n5) is selected using A/D internal trigger selection registers 0 and 1 (ITRG0 and ITRG1) when the timer trigger mode is set by A/D scan mode registers 00 and 10 (ADSCM00 and ADSCM10).

With the V850E/IA2, bit 3 (ITRG13) and bit 7 (ITRG23) of the ITRG0 register, as well as the ITRG1 register have been added.

(2) Changing analog input to a total of 14 channels for two circuits

(3) Multiplexing AVREF0 and AVREF1 with AVDD0 and AVDD1

11.4 Control Registers

(1) A/D scan mode registers 00 and 10 (ADSCM00, ADSCM10)

The ADSCMn0 registers are 16-bit registers that select analog input pins, specify operation modes, and control conversion operations.

They can be read or written in 16-bit units.

When the higher 8 bits of the ADSCMn0 register are used as the ADSCMn0H register and the lower 8 bits are used as the ADSCMn0L register, they can be read/written in 8-bit or 1-bit units.

However, writing to the ADSCMn0 register during A/D conversion initializes conversion and starts the conversion operation from the beginning.

Caution Clear (0) the ADCEn bit before changing the trigger mode using the ADPLMn and TRG2 to TRG0 bits (n = 0, 1). If the changing of the trigger mode and clearing of the ADCEn bits are performed simultaneously (same instruction), operation is not guaranteed. Be sure to perform register access twice.

(1/2)

	<15>	<14>	13	<12>	<11>	10	9	8	7	6	5	4	3	2	1	0	Address	After rese
DSCM00	AD CE0	AD CS0	0	AD MS0	AD PLM0	TRG2	TRG1	TRG0	SANI3	SANI2	SANI1	SANI0	ANIS3	ANIS2	ANIS1	ANIS0	FFFF200H	0000H
	<15>	<14>	13	<12>	<11>	10	9	8	7	6	5	4	3	2	1	0	Address	After rese
ADSCM10	AD CE1	AD CS1	0	AD MS1	AD PLM1	TRG2	TRG1	TRG0	SANI3	SANI2	SANI1	SANI0	ANIS3	ANIS2	ANIS1	ANIS0	FFFF240H	0000H
Bit posi	tion	Bit	name	e								Fu	nctior	ı				
15		ADC	En			fies e Disabl Enable	е	ng or (disabl	ing A	/D co	nversi	ion.					
			L'n			e etati	us of	A/D c	onvei	ter ()	or 1.	This	bit is	read-o	only			
14		ADC	511		0: S 1: C ADCS	Stoppe Opera Sn bit Sen se	ed ting is 0 d et to 1	uring . Thi	the p s ope	eriod ration	of 6 × is pe	c fxx/2 erform	imme ed ea	ediate	ly afte		start of A/D con g input pin has	
14		ADC			0: S 1: C ADCS and th switch Specif 0: S	Stoppe Opera In bit Ien se Ied fo fies of Scan r	ed ting is 0 d et to 1 r A/D perati	uring . Thi conv on m	the p s ope ersior	eriod ration n in th	of 6 × is pe e sca	c fxx/2 erform n moo	imme ed ea de.	ediate ich tin	ly afte			
	8		Sn LMn 2 to	, ,	0: S 1: C ADCS and th switch Specif 0: S	Stoppe Opera Sin bit Sien se Sied fo fies of Scan r Select Mn: S	ed ting is 0 d et to 1 r A/D perati mode mode	uring . Thi conv on m e ies po	the pe s ope ersior ode o	eriod ration n in th f A/D mode	of 6 > is pe e sca conve	rform n moo erter (imme ed ea de.	ediate ich tin	ly afte			
12	8	ADM ADP TRG	Sn LMn 2 to	, ,	0: S 1: C ADCS and th switch Specif 0: S 1: S ADPL	Stoppe Opera in bit ien se ied fo fies of Scan r Select Mn: S to TF	ed ting is 0 d et to 1 r A/D perati mode mode specif RG0:	uring . Thi conv on m e ies po	the post s ope ersior ode o olling t	eriod ration n in th f A/D mode	of 6 × is pe e sca conve mode	rform n moo erter (imme ed ea de.	ediate ich tin	ly afte	analo		
12	8	ADM ADP TRG	Sn LMn 2 to	, ,	0: S 1: C ADCS and th switch Specif 0: S 1: S ADPL TRG2	Stoppe Opera in bit ien se ied fo fies of Scan r Select Mn: S to TF	ed ting is 0 d et to 1 r A/D perati mode mode pecif RG0: 1	uring . Thi conv on m e ies po Speci	the post s ope ersior ode o olling t	eriod ration n in th f A/D mode igger	of 6 × is pe e sca conve mode	e fxx/2 form n mod erter (imme ed ea de. 0 or 1	ediate ich tin	ly afte	analo	g input pin has	
12	8	ADM ADP TRG	Sn LMn 2 to	, ,	0: S 1: C ADCS and th switch Specif 0: S 1: S ADPL TRG2	Stoppo Opera an bit een see eed fo fies o Geear r Gelect Mn: S to TF	ed ting is 0 d et to 1 r A/D oerati mode mode RGO: :	uring . Thi conv on m e ies po Speci	the post s ope ersior ode o olling t	eriod ration i in th f A/D mode rigger	of 6 × is pe e sca conve mode	rfxx/2 rform n mod erter (e.	imme ed ea de. D or 1	/D tric	ly aft ne an	analo	g input pin has	
12	8	ADM ADP TRG	Sn LMn 2 to	, ,	0: S 1: C ADCS and th switch Specif 0: S 1: S ADPL TRG2	Stoppo Opera in bit ien se eed fo fies op fies op Gcan r Gelect Mn: S to TF LUMn)	ed ting is 0 d et to 1 r A/D oerati mode mode Gpecif RG0: ::	uring . Thi conv on m e ies po Speci RG2 0	the post s ope ersior ode o olling t	eriod ration 1 in th f A/D mode igger RG1 0	of 6 × is pe e sca conve mode	x fxx/2 rform n moo erter (e. RG0 0	imme ed ea de. D or 1	/D trig	ly aft ne an	analo Trigg node	g input pin has ler mode	
12	8	ADM ADP TRG	Sn LMn 2 to	, ,	0: S 1: C ADCS and th switch Specif 0: S 1: S ADPL TRG2 ADPL ((Stoppor Opera In bit In bit In bit In set Select In Select In Sele	ed ting is 0 d et to 1 r A/D oerati node mode Decif RG0:	uring . Thi conv on m e ies po Speci RG2 0 0	the post s ope ersior ode o olling t	eriod ration <u>i in th</u> f A/D mode igger RG1 0	of 6 × is pe e sca conve mode	rfxx/2 rrform n moo erter (e. RG0 0 1	imme ed ea de.) or 1 A Ti E	ediate cch tin /D trig mer t	ly aften ne an gger n riggel al trigg	analo Trigg node r mode	g input pin has ler mode	

(2/2)

Bit position 7 to 4	SANI3 to SANI0	Specifies co These bits a		-		scan mode.				
		SANI3	SANI2	SANI1	SANI0	Scan start a	nalog input pin			
		0	0	0	0	ANIn0				
		0	0	0	1	ANIn1				
		0	0	1	0	ANIn2				
		0	0	1	1	ANIn3				
		0	1	0	0	ANIn4				
		0	1	0	1	ANIn5				
		0	1	1	0	ANI16				
		0	1	1	1	ANI17				
		Other tha	n above			Setting prohibited				
3 to 0	ANIS3 to	Specifies an	ANIS3 to	ANISO.	t mode.		that is set by b			
3 to 0	ANIS3 to ANIS0	In scan moo	ANIS3 to nalog input de, specifie	ANISO. pin in selec s conversio	t mode. n terminatio	on analog input pin.	-			
3 to 0		In scan mod	ANIS3 to nalog input de, specifie ANIS2	ANISO. pin in selec s conversio ANIS1	t mode. n terminatio	on analog input pin.	In scan mode			
3 to 0		In scan moo	ANIS3 to nalog input de, specifie	ANISO. pin in selec s conversio	t mode. n terminatio	on analog input pin.	-			
3 to 0		In scan mod	ANIS3 to nalog input de, specifie ANIS2 0	ANISO. pin in selec s conversio ANIS1 0	t mode. n terminatio ANIS0 0	on analog input pin. In select mode ANIn0	In scan mode ANIn0			
3 to 0		In scan mod	ANIS3 to nalog input de, specifie ANIS2 0 0	ANISO. pin in selec s conversio ANIS1 0 0	t mode. n terminatio ANISO 0 1	on analog input pin. In select mode ANIn0 ANIn1	In scan mode ANIn0 SANI → ANIn1			
3 to 0		In scan mod	ANIS3 to nalog input de, specifie ANIS2 0 0 0	ANISO. pin in selec s conversio ANIS1 0 0 1	t mode. n terminatio ANISO 0 1 0	on analog input pin. In select mode ANIn0 ANIn1 ANIn2	In scan mode ANIn0 SANI \rightarrow ANIn1 SANI \rightarrow ANIn2			
3 to 0		In scan mod	ANIS3 to nalog input de, specifie ANIS2 0 0 0 0	ANISO. pin in selec s conversio ANIS1 0 0 1 1	t mode. n terminatio ANISO 0 1 0 1	on analog input pin. In select mode ANIn0 ANIn1 ANIn2 ANIn3	In scan mode ANIn0 SANI \rightarrow ANIn1 SANI \rightarrow ANIn2 SANI \rightarrow ANIn3			
3 to 0		In scan mod	ANIS3 to nalog input de, specifie ANIS2 0 0 0 0 0 1	ANISO. pin in select s conversio ANIS1 0 0 1 1 0	t mode. n terminatio ANISO 0 1 0 1 0	on analog input pin. In select mode ANIn0 ANIn1 ANIn2 ANIn3 ANIn3	In scan mode ANIn0 SANI \rightarrow ANIn1 SANI \rightarrow ANIn2 SANI \rightarrow ANIn3 SANI \rightarrow ANIn4			
3 to 0		In scan mod	ANIS3 to nalog input de, specifie ANIS2 0 0 0 0 0 1 1	ANISO. pin in selec s conversio ANIS1 0 0 1 1 1 0 0	t mode. n termination ANISO 0 1 0 1 0 1 0	n analog input pin. In select mode ANIn0 ANIn1 ANIn2 ANIn2 ANIn3 ANIn4 ANIn5	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			
3 to 0		In scan mod ANIS3 0 0 0 0 0 0 0 0 0 0	ANIS3 to nalog input de, specifie ANIS2 0 0 0 0 0 1 1 1 1 1 1	ANISO. pin in selec s conversio ANIS1 0 0 1 1 0 0 0 1	t mode. n termination ANISO 0 1 0 1 0 1 0 1 0	In select mode ANIn0 ANIn1 ANIn2 ANIn3 ANIn3 ANIn4 ANIn5 ANI16	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			

(2) A/D scan mode registers 01 and 11 (ADSCM01, ADSCM11)

The ADSCMn1 registers are 16-bit registers that set the conversion time of the A/D converter.

They can be read or written in 16-bit units.

When the higher 8 bits of the ADSCMn1 register are used as the ADSCMn1H register, and the lower 8 bits are used as the ADSCMn1L register, the ADSCMn1H register can be read/written in 8-bit units, and the ADSCMn1L register is read-only in 8-bit units.

Caution Do not write to the ADSCMn1 registers during an A/D conversion operation. If a write is performed, the conversion operation is suspended and subsequently terminates.

15	14 13	12 11	10 9	8	76	5	4	3	2	1	0	Address	After rese
DSCM01 0	0 0	0 0 F	R2 FR1	FR0	0 0	0	0	0	0	0	0	FFFFF202H	0000H
15	14 13	12 11	10 9	8	7 6	5	4	3	2	1	0	Address	After rese
DSCM11 0	0 0	0 0 F	R2 FR1	FR0	0 0	0	0	0	0	0	0	FFFFF242H	0000H
Bit position	Bit name						Eu	Inctio	n				
10 to 8	FR2 to	Spooifi	es conve	vrcion tir	20		Tu						
10100	FR0	opecin		131011 11	ne.								
		FR2	FR1	FR0	Conver	sion c	locks			Con	versio	n time $(\mu s)^{Note}$	
									fxx =	40 M	Hz	fxx = 33 I	MHz
		0	0	0		344			8	3.60		-	
		0	0	1	:	248			6	6.20		7.51	
		0	1	0		176				-		5.33	
		0	1	1		128				-		-	
		1	0	0		104				-		-	
		1	0	1		80				-		-	
		1	1	0		56				-		-	
		1	1	1	Setting	prohi	bited			_			
		Note			ne from s	-	-						
			Sampli	ing time	e = (Con	iversi	on cl	ocks	– 8)/	∕6 × f	XX		
		Cautio			to secu	ıre ti	ne co	onve	rsio	n tim	ne wit	thin a range	of 5 to
			10	μs.	version	+1	_ £		`	ovela	n ela	aka	
				Con	version	i time	e = 1x	x×C		ersio		CKS	
		Remar	k fxx: l	nternal	system cl	ock							

(3) A/D voltage detection mode registers 0 and 1 (ADETM0, ADETM1)

The ADETMn registers are 16-bit registers that set the voltage detection mode. In the voltage detection mode, the analog input pin for which voltage detection is being performed and a reference voltage value are compared and an interrupt is set in response to the comparison result.

These registers can be read or written in 16-bit units.

When the higher 8 bits of the ADETMn register are used as the ADETMnH register, and the lower 8 bits are used as the ADETMnL register, they can be read/written in 8-bit or 1-bit units.

Caution Do not write to an ADETMn register during an A/D conversion operation. If a write is performed, conversion is suspended and it subsequently terminates.

	<15>			12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After rese
DETM0																DET	FFFFF204H	0000H
	EN0	LH0	ANI3	ANI2	ANI1	ANI0	CMP9	CMP8	CMP7	CMP6	CMP5	CMP4	CMP3	CMP2	CMP	1CMP0		
	45		40	10		40	0	0	7	0	-		0	0		•	A status s s	A ()
	<15>		-	12 DET	11 DET	10	9 DET	8 DET	7 DET	6 DET	5 DET	4	3	2	1	0 DET	Address	After rese
DETM1																1CMP0	FFFFF244H	0000H
		<u> </u>																
Bit pos	sition	Bit	t nam	ie								F	unctio	on				
15	5	ADE	ETEN	In	•	ifies v	•				e.							
						Opera Opera					on m	ode						
14	1	ADE	ETLH	n		voltag			-			040						
								•				refere	ence v	oltag	e val	ue > ar	nalog input pin	voltage.
																	nalog input pin	0
13 to	10	DE ⁻	TANI	3		cts an CMP0	-	•	•					e volta	age v	alue se	et by DETCMP	9 to
			TANI	0	DLI		when		onuge		.00011	mout						
					DE	TANI	3 DI	ETAN	II2 I	DETA	NI1	DET	'ANI0	١	Volta	ge dete	ection analog in	put pin
						0		0		0			0	AN	lln0			
						0		0		0			1	٨N	lln1			
						0		0		1			0	٨N	lln2			
						0		0		1			1	AN	lln3			
						0		1		0			0	AN	lln4			
						0		1		0			1	AN	lln5			
						0		1		1			0	AN	NI16			
						0		1		1			1	AN	N17			
						1		×		×			×	Se	etting	prohib	ited	
					R	emar	k >	<: Dor	n't cai	'e								
9 to	0	DE	тсм	P9	Sets	refere	ence v	/oltag	e val	ue to	comp	are w	ith ar	nalog	inpu	t pin se	lected by DET	ANI3 to
		to			DET	ANIO.												
			TCMI															

(4) A/D conversion result registers 00 to 05 and 10 to 17 (ADCR00 to ADCR05, ADCR10 to ADCR17)

The ADCR0m and ADCR1n registers are 10-bit registers that hold the results of A/D conversions (m = 0 to 5, n = 0 to 7). A/D converter 0 has six 10-bit registers for six channels and A/D converter 1 has eight 10-bit registers for eight channels. In all, fourteen 10-bit registers are available.

These registers are read-only in 16-bit units.

When reading 10 bits of data of an A/D conversion result from the ADCR0m or ADCR1n register, only the lower 10 bits are valid and the higher 6 bits are always read as 0.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
ADCR0m	0	0	0	0	0	0	ADCRm9	ADCRm8	ADCRm7	ADCRm6	ADCRm5	ADCRm4	ADCRm3	ADCRm2	ADCRm1	ADCRm0	See Table 11-1	0000H
(m = 0 to 5)																	-	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	After reset
ADCR1n	15 0	14 0	13 0	12 0	11 0		-	-		-	-		-			-	Address See Table 11-2	After reset 0000H

Table 11-1. Correspondence Between ADCR0m (m = 0 to 5) Register Names and Addresses

Register Name	Address
ADCR00	FFFF210H
ADCR01	FFFFF212H
ADCR02	FFFFF214H
ADCR03	FFFF216H
ADCR04	FFFFF218H
ADCR05	FFFFF21AH

Table 11-2. Correspondence Between ADCR1n (n = 0 to 7) Register Names and Addresses

Register Name	Address
ADCR10	FFFF250H
ADCR11	FFFF252H
ADCR12	FFFF254H
ADCR13	FFFF256H
ADCR14	FFFF258H
ADCR15	FFFF25AH
ADCR16	FFFF25CH
ADCR17	FFFF25EH

The correspondence between the analog input pins and the ADCR0m and ADCR1n registers is shown below.


A/D Converter	Analog Input Pin	A/D Conversion Result Register
A/D converter 0	ANI00	ADCR00
	ANI01	ADCR01
	ANI02	ADCR02
	ANI03	ADCR03
	ANI04	ADCR04
	ANI05	ADCR05
A/D converter 1	ANI10	ADCR10
	ANI11	ADCR11
	ANI12	ADCR12
	ANI13	ADCR13
	ANI14	ADCR14
	ANI15	ADCR15
	ANI16	ADCR16
	ANI17	ADCR17

Table 11-3. Correspondence Between Analog Input Pins and ADCR0m and ADCR1n Registers

(5) A/D internal trigger selection registers 0, 1 (ITRG0, ITRG1)

The ITRGn register switches the trigger source in timer trigger mode. The timer trigger source of A/D converters 0 and 1 can be set using the ITRGn register.

This register can be read or written in 8-bit or 1-bit units.



ITRGm3	ITRGm2	ITRGm1	ITRG41	ITRG40	ITRG31	ITRG30	ITRG20	ITRG10	Trigger Source of A/D Converter n
0	0	0	×	×	×	×	×	0	Selects INTCM003
0	0	0	×	×	×	×	×	1	Selects INTCM013
0	0	1	×	×	×	×	0	×	Selects INTTM00
0	0	1	×	×	×	×	1	×	Selects INTTM01
0	1	×	×	×	×	×	0	0	Selects INTCM003, INTTM00
0	1	×	×	×	×	×	0	1	Selects INTCM013, INTTM00
0	1	×	×	×	×	×	1	0	Selects INTCM003, INTTM01
0	1	×	×	×	×	×	1	1	Selects INTCM013, INTTM01
1	0	0	×	×	0	0	×	×	Selects INTCM004
1	0	0	×	×	0	1	×	×	Selects INTCM005
1	0	0	×	×	1	×	×	×	Selects INTCM004, INTCM005
1	0	1	0	0	×	×	×	×	Selects INTCM014
1	0	1	0	1	×	×	×	×	Selects INTCM015
1	0	1	1	×	×	×	×	×	Selects INTCM014, INTCM015
1	1	×	0	0	0	0	0	0	Selects INTCM003, INTTM00, INTCM004, INTCM014
1	1	×	0	0	0	0	0	1	Selects INTCM013, INTTM00, INTCM004, INTCM014
1	1	×	0	0	0	0	1	0	Selects INTCM003, INTTM01, INTCM004, INTCM014
1	1	×	0	0	0	0	1	1	Selects INTCM013, INTTM01, INTCM004, INTCM014
1	1	×	0	0	0	1	0	0	Selects INTCM003, INTTM00, INTCM005, INTCM014
1	1	×	0	0	0	1	0	1	Selects INTCM013, INTTM00, INTCM005, INTCM014
1	1	×	0	0	0	1	1	0	Selects INTCM003, INTTM01, INTCM005, INTCM014
1	1	×	0	0	0	1	1	1	Selects INTCM013, INTTM01, INTCM005, INTCM014
1	1	×	0	0	1	×	0	0	Selects INTCM003, INTTM00, INTCM004, INTCM005, INTCM014
1	1	×	0	0	1	×	0	1	Selects INTCM013, INTTM00, INTCM004, INTCM005, INTCM014
1	1	×	0	0	1	×	1	0	Selects INTCM003, INTTM01, INTCM004, INTCM005, INTCM014

Table 11-4. Timer Trigger Source Selection of A/D Converters 0 and 1 (1/3)

Remarks 1. n = 0, 1

Where n = 0: m = 1

Where n = 1: m = 2

2. \times : Don't care

ITRGm3	ITRGm2	ITRGm1	ITRG41	ITRG40	ITRG31	ITRG30	ITRG20	ITRG10	Trigger Source of A/D Converter n
1	1	×	0	0	1	×	1	1	Selects INTCM013, INTTM01, INTCM004, INTCM005, INTCM014
1	1	×	0	1	0	0	0	0	Selects INTCM003, INTTM00, INTCM004, INTCM015
1	1	×	0	1	0	0	0	1	Selects INTCM013, INTTM00, INTCM004, INTCM015
1	1	×	0	1	0	0	1	0	Selects INTCM003, INTTM01, INTCM004, INTCM015
1	1	×	0	1	0	0	1	1	Selects INTCM013, INTTM01, INTCM004, INTCM015
1	1	×	0	1	0	1	0	0	Selects INTCM003, INTTM00, INTCM005, INTCM015
1	1	×	0	1	0	1	0	1	Selects INTCM013, INTTM00, INTCM005, INTCM015
1	1	×	0	1	0	1	1	0	Selects INTCM003, INTTM01, INTCM005, INTCM015
1	1	×	0	1	0	1	1	1	Selects INTCM013, INTTM01, INTCM005, INTCM015
1	1	×	0	1	1	×	0	0	Selects INTCM003, INTTM00, INTCM004, INTCM005, INTCM015
1	1	×	0	1	1	×	0	1	Selects INTCM013, INTTM00, INTCM004, INTCM005, INTCM015
1	1	×	0	1	1	×	1	0	Selects INTCM003, INTTM01, INTCM004, INTCM005, INTCM015
1	1	×	0	1	1	×	1	1	Selects INTCM013, INTTM01, INTCM004, INTCM005, INTCM015
1	1	×	1	×	0	0	0	0	Selects INTCM003, INTTM00, INTCM004, INTCM014, INTCM015
1	1	×	1	×	0	0	0	1	Selects INTCM013, INTTM00, INTCM004, INTCM014, INTCM015
1	1	×	1	×	0	0	1	0	Selects INTCM003, INTTM01, INTCM004, INTCM014, INTCM015
1	1	×	1	×	0	0	1	1	Selects INTCM013, INTTM01, INTCM004, INTCM014, INTCM015
1	1	×	1	×	0	1	0	0	Selects INTCM003, INTTM00, INTCM005, INTCM014, INTCM015
1	1	×	1	×	0	1	0	1	Selects INTCM013, INTTM00, INTCM005, INTCM014, INTCM015
1	1	×	1	×	0	1	1	0	Selects INTCM003, INTTM01, INTCM005, INTCM014, INTCM015

Remarks 1. n = 0, 1

Where n = 0: m = 1

Where n = 1: m = 2

2. \times : Don't care

ITRGm3	ITRGm2	ITRGm1	ITRG41	ITRG40	ITRG31	ITRG30	ITRG20	ITRG10	Trigger Source of A/D Converter n
1	1	×	1	×	0	1	1	1	Selects INTCM013, INTTM01, INTCM005, INTCM014, INTCM015
1	1	×	1	×	1	×	0	0	Selects INTCM003, INTTM00, INTCM004, INTCM005, INTCM014, INTCM015
1	1	×	1	×	1	×	0	1	Selects INTCM013, INTTM00, INTCM004, INTCM005, INTCM014, INTCM015
1	1	×	1	×	1	×	1	0	Selects INTCM003, INTTM01, INTCM004, INTCM005, INTCM014, INTCM015
1	1	×	1	×	1	×	1	1	Selects INTCM013, INTTM01, INTCM004, INTCM005, INTCM014, INTCM015

Table 11-4. Timer Trigger Source Selection of A/D Converters 0 and 1 (3/3)

Remarks 1. n = 0, 1

Where n = 0: m = 1

Where n = 1: m = 2

2. X: Don't care

The relationship between the analog voltage input to an analog input pin (ANI0m or ANI1n) and the value of the A/D conversion result register (ADCR0m or ADCR1n) is as follows (m = 0 to 5, n = 0 to 7):

ADCR = INT (
$$\frac{V_{IN}}{AV_{DD}} \times 1,024 + 0.5$$
)

Or,

$$(ADCR - 0.5) \times \frac{AV_{DD}}{1,024} \le V_{IN} < (ADCR + 0.5) \times \frac{AV_{DD}}{1,024}$$

INT (): Function that returns integer of value in ()


VIN: Analog input voltage

AVDD: AVDD0 or AVDD1 pin voltage

ADCR: Value of A/D conversion result register (ADCR0m or ADCR1n)

Figure 11-3 illustrates the relationship between the analog input voltages and A/D conversion results.





11.5 Interrupt Requests

A/D converters 0 and 1 generate two kinds of interrupts.

- A/D conversion end interrupts (INTAD0, INTAD1)
- Voltage detection interrupts (INTDET0, INTDET1)

(1) A/D conversion end interrupts (INTAD0, INTAD1)

In the A/D conversion enabled status, an A/D conversion end interrupt is generated when a specified number of A/D conversions have been completed.

A/D Converter	A/D Conversion End Interrupt Signal
0	Generates INTAD0
1	Generates INTAD1

(2) Voltage detection interrupt (INTDET0, INTDET1)

In the voltage detection mode (ADETEN0 or ADETEN1 bit of ADETM0 or ADETM1 = 1), the value of the ADCR0m or ADCR1n register of the relevant analog input pin is compared with the reference voltage set in the DETCMP9 to DETCMP0 bits of the ADETM0 or ADETM1 register and a voltage detection interrupt is generated in response to the value of the ADETLH0 or ADETLH1 bit of the ADETM0 or ADETM1 register (m = 0 to 5, n = 0 to 7).

A/D Converter	Voltage Detection Interrupt Signal	
0	Generates INTDET0	
1	Generates INTDET1	

11.6 A/D Converter Operation

11.6.1 A/D converter basic operation

A/D conversion is performed using the following procedure.

- (1) Set the analog input selection and the operation mode and trigger mode specifications using the ADSCM00 or ADSCM10 register^{Note 1}. Setting (1) the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register when in A/D trigger mode or A/D trigger polling mode starts A/D conversion. In timer trigger mode or external trigger mode, the status becomes trigger standby^{Note 2}.
- (2) When A/D conversion starts, compare the analog input with the voltage generated by the D/A converter.
- (3) When 10-bit comparison ends, store the conversion result in the ADCR0m or ADCR1n register. When the specified number of A/D conversions have ended, generate the A/D conversion end interrupt (INTAD0, INTAD1) (m = 0 to 5, n = 0 to 7).
- **Notes 1.** If the contents of the ADSCM00 or ADSCM10 register are changed during an A/D conversion operation, the A/D conversion operation preceding the change stops and a conversion result is not stored in the ADCR0m or ADCR1n register. The conversion operation is initialized and conversion starts from the beginning.
 - 2. In timer trigger mode or external trigger mode, there is a transition to trigger standby status when the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register is set to 1. An A/D conversion operation is activated by a trigger signal and there is a return to trigger standby status when the A/D conversion operation ends.

The timer trigger is selected by the ITRG0 and ITRG1 registers.

11.6.2 Operation modes and trigger modes

Diverse conversion operations can be specified for A/D converters 0 and 1 by specifying the operation mode and trigger mode. The operation mode and trigger mode are set using the ADSCM00 or ADSCM10 register.

The relationship between the operation mode and the trigger mode is shown below.

Trigger Mode	Operation Mode	Setting		
		ADSCM00	ADSCM10	
AD trigger	Select	XX010000XXXXXXXB	XX010000XXXXXXXB	
	Scan	XX000000XXXXXXXB	XX000000XXXXXXXB	
AD trigger polling	Select	XX011000XXXXXXXB	XX011000XXXXXXXB	
	Scan	XX001000XXXXXXXB	XX001000XXXXXXXB	
Timer trigger	Select	XX010001XXXXXXXB	XX010001XXXXXXXB	
	Scan	XX000001XXXXXXXB	XX000001XXXXXXXB	
External trigger	Select	XX010111XXXXXXXB	XX010111XXXXXXXB	
	Scan	XX000111XXXXXXXB	XX000111XXXXXXXB	

(1) Trigger modes

Four trigger modes that serve as the start timing of A/D conversion processing are available: A/D trigger mode, A/D trigger polling mode, timer trigger mode, and external trigger mode. These trigger modes are set using the ADSCM00 and ADSCM10 registers.

(a) A/D trigger mode

A/D trigger mode, which starts the conversion timing for the analog input set for the ANI0m or ANI1n pin (m = 0 to 5, n = 0 to 7), is a mode in which A/D conversion is started by setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1. In this mode, it is necessary to set the ADCE0 or ADCE1 bit to 1 as an A/D conversion restart operation after the INTAD0 or INTAD1 interrupt (ADCS0, ADCS1 = 0).

(b) A/D trigger polling mode

A/D trigger polling mode, which starts the conversion timing of the analog input set for the ANI0m or ANI1n pin (m = 0 to 5, n = 0 to 7), is a mode in which A/D conversion is started by setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1. In this mode, it is not necessary to set the ADCE0 or ADCE1 bit to 1 as an A/D conversion restart operation after the INTAD0 or INTAD1 interrupt (ADCS0, ADCS1 = 1). The specified analog input is converted serially until the ADCE0 or ADCE1 bit is set to 0. The INTAD0 or INTAD1 interrupt occurs each time a conversion ends.

(c) Timer trigger mode

Timer trigger mode, which starts the conversion timing of the analog input set for the ANI0m or ANI1n pin (m = 0 to 5, n = 0 to 7), is a mode governed by the trigger specified by the A/D internal trigger selection registers 0 and 1 (ITRG0, ITRG1).

(d) External trigger mode


External trigger mode, which starts the conversion timing of the analog input set using the ANI0m and ANI1n pins, is a mode specified using the ADTRG0 or ADTRG1 pin (m = 0 to 5, n = 0 to 7).

(2) Operation modes


The two operation modes, which are the modes that set the ANI00 to ANI05 and ANI10 to ANI17 pins, are select mode and scan mode. These modes are set using the ADSCM00 and ADSCM10 registers.

(a) Select mode

In select mode, one analog input specified by the ADSCM00 or ADSCM10 register is A/D converted. The conversion result is stored in the ADCR0m or ADCR1n register corresponding to the analog input (ANI0m or ANI1n) (m = 0 to 5, n = 0 to 7).









(b) Scan mode

In scan mode, pins from the A/D conversion start analog input pin to the A/D conversion termination analog input pin specified by the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. The A/D conversion result is stored in the ADCR0m or ADCR1n register corresponding to the analog input (m = 0 to 5, n = 0 to 7). When the specified analog input conversion ends, the A/D conversion end interrupt (INTAD0 or INTAD1) is generated.





11.7 Operation in A/D Trigger Mode

Setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1 starts A/D conversion.

11.7.1 Operation in select mode

One analog input specified by the ADSCM00 or ADSCM10 register is A/D converted at a time and the result is stored in the ADCR0m or ADCR1n register. Analog inputs correspond one-to-one with the ADCR0m or ADCR1n register (m = 0 to 5, n = 0 to 7).


The A/D conversion end interrupt (INTAD0, INTAD1) is generated at the end of each A/D conversion, which terminates A/D conversion (ADCS0, ADCS1 bit = 0).

Analog Input	A/D Conversion Result Register
ANIx	ADCRx

Remark x = 00 to 05, 10 to 17

To restart A/D conversion, write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register. This is optimal for an application that reads a result for each A/D conversion.





11.7.2 Operation in scan mode

Pins from the conversion start analog input pin to the conversion termination analog input pin specified by ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. An A/D conversion result is stored in the ADCR0m or ADCR1n register corresponding to the analog input (m = 0 to 5, n = 0 to 7). When conversion ends for all analog inputs up to the conversion termination analog input pin, the A/D conversion end interrupt (INTAD0, INTAD1) is generated, which terminates A/D conversion (ADCS0 or ADCS1 bit of ADSCM0 or ADSCM1 register = 0).


Analog Input	A/D Conversion Result Register
ANIx ^{Note 1}	ADCRx
ANIx ^{Note 2}	ADCRx


Notes 1. Set using the SANI3 to SANI0 bits of the ADSCM00 or ADSCM10 register.
 Be sure to set a pin number that is smaller than the conversion termination analog input pin number set according to Note 2.

2. Set using the ANIS3 to ANIS0 bits of the ADSCM00 or ADSCM10 register.

Remark x = 00 to 05, 10 to 17

To restart A/D conversion, write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register. This is optimal for an application that regularly monitors multiple analog inputs.





11.8 Operation in A/D Trigger Polling Mode

Setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1 starts A/D conversion.

Both select mode and scan mode are available in A/D trigger polling mode. Since the ADCS0 or ADCS1 bit of the ADSCM00 or ADSCM10 register remains 1 after the INTAD0 or INTAD1 interrupt in this mode, it is not necessary to write 1 in the ADCE0 or ADCE1 bit as an A/D conversion restart operation.

11.8.1 Operation in select mode

The analog input specified in the ADSCM00 or ADSCM10 register is A/D converted. The conversion result is stored in the ADCR0m or ADCR1n register (m = 0 to 5, n = 0 to 7).

One analog input is A/D converted at a time and the result is stored in one ADCR0m or ADCR1n register. Analog inputs correspond one-to-one with the ADCR0m or ADCR1n register.

An A/D conversion end interrupt (INTAD0 or INTAD1) is generated at the end of each A/D conversion. A/D conversion operations are repeated until the ADCE0 or ADCE1 bit = 0 (ADCS0, ADCS1 bit = 1).

Analog Input	A/D Conversion Result Register
ANIx	ADCRx


Remark x = 00 to 05, 10 to 17

In A/D trigger polling mode, it is not necessary to write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register as an A/D conversion restart operation^{Note}.

This is optimal for applications that regularly read A/D conversion values.

Note In A/D trigger polling mode, the fact that the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register is 0 means that A/D conversion does not stop as long as the ADCS0 or ADCS1 bit is not 0. Therefore, if the ADCR0m or ADCR1n register is not read before the next A/D conversion, it is overwritten.

Figure 11-8. Example of Select Mode (A/D Trigger Polling Select) Operation (ANI02): For A/D Converter 0



11.8.2 Operation in scan mode

Pins from the conversion start analog input pin to the conversion termination analog input pin specified by the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. The A/D conversion result is stored in the ADCR0m or ADCR1n register corresponding to the analog input (m = 0 to 5, n = 0 to 7). When conversion ends for all analog inputs up to the conversion termination analog input pin, the A/D conversion end interrupt (INTAD0, INTAD1) is generated. A/D conversion repeats until the ADCE0 or ADCE1 bit = 0 (ADCS0, ADCS1 bit = 1).

Analog Input	A/D Conversion Result Register
ANIx ^{Note 1}	ADCRx
I	
ANIx ^{Note 2}	ADCRx

Notes 1. Set using the SANI3 to SANI0 bits of the ADSCM00 or ADSCM10 register.
 Be sure to set a pin number that is smaller than the conversion termination analog input pin number set according to Note 2.

2. Set using the ANIS3 to ANIS0 of the ADSCM00 or ADSCM10 register.


Remark x = 00 to 05, 10 to 17

It is not necessary to write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register as an A/D conversion restart operation in A/D trigger polling mode^{Note}.

This is optimal for applications that regularly read A/D conversion values.

Note In A/D trigger polling mode, the fact that the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register is 0 means that A/D conversion operation does not stop as long as the ADCS0 or ADCS1 bit is not 0. Therefore, if the ADCR0m or ADCR1n register is not read before the next A/D conversion, it is overwritten.





11.9 Operation in Timer Trigger Mode

A/D converters 0 and 1 have a total of 14 channels of analog inputs (ANI00 to ANI05 and ANI10 to ANI17). For these channels, an interrupt signal specified by A/D internal trigger selection registers 0 and 1 (ITRG0, INTRG1) can be set as a conversion trigger.

The eight interrupt signals that can be selected as triggers are the TM0n timer 0 register underflow interrupt signals (INTTM00 and INTTM01) and the CM003 to CM005 and CM013 to CM015 match interrupt signals (INTCM003 to INTCM003 to INTCM015) (n = 0, 1).

11.9.1 Operation in select mode

Taking the interrupt signal specified by A/D internal trigger selection registers 0 and 1 (ITRG0, ITRG1) as a trigger, one analog input (ANI00 to ANI05, ANI10 to ANI17) specified by the ADSCM00 or ADSCM10 register is A/D converted once. The conversion result is stored in the ADCR0m or ADCR1n register corresponding to the analog input (m = 0 to 5, n = 0 to 7). The A/D conversion end interrupt (INTAD0 or INTAD1) is generated at the end of each A/D conversion, which terminates A/D conversion (ADCS0, ADCS1 = 0).


This is optimal for applications that read A/D conversion values synchronized to a timer trigger.

Trigger	Analog Input	A/D Conversion Result Register
Interrupt specified by ITRG0, ITRG1 register	ANIx	ADCRx

Remark n = 00 to 05, 10 to 17

After the end of A/D conversion, A/D converter 0 or 1 changes to the trigger wait status (ADCE0, ADCE1 = 1). A/D conversion is performed again when the interrupt signal specified by the ITRG0 or ITRG1register is generated.





11.9.2 Operation in scan mode

Using the interrupt signal specified by A/D internal trigger selection registers 0 and 1 (ITRG0, ITRG1) as a trigger, pins from the conversion start analog input pin to the conversion termination analog input pin specified by the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. Conversion results are stored in the ADCR0m or ADCR1n register corresponding to the analog input (m = 0 to 5, n = 0 to 7). When all of the specified A/D conversions are complete, the A/D conversion end interrupt (INTAD0 or INTAD1) is generated, which terminates A/D conversion (ADCS0, ADCS1 = 0).


This is optimal for applications that regularly monitor multiple analog inputs in synchronization with a timer trigger.

Trigger	Analog Input	A/D Conversion Result Register
Interrupt specified by ITRG0, ITRG1	ANIn0	ADCRn0
register	ANIn1	ADCRn1
	ANIn2	ADCRn2
	ANIn3	ADCRn3
	ANIn4	ADCRn4
	ANIn5	ADCRn5
	ANI16	ADCR16
	ANI17	ADCR17

Remark n = 0, 1

After all of the specified A/D conversions have ended, the A/D converter changes to the trigger wait status (ADCE0, ADCE1 = 1). A/D conversion is performed again when the interrupt signal specified by the ITRG0 or ITRG1 register is generated.

Figure 11-11. Example of Timer Trigger Scan Mode Operation (For A/D Converter 0) : INTTM00 Selected by ITRG0, ITRG1 Register



11.10 Operation in External Trigger Mode

In external trigger mode, an analog input (ANI00 to ANI05, ANI10 to ANI17) is A/D converted at the ADTRG0 or ADTRG1 pin input timing.

The valid edge of an external input signal in external trigger mode can be specified as the rising edge, falling edge, or both rising and falling edges using the ES21 or ES20 bit of the INTM1 register for A/D converter 0 and the ES31 or ES30 bit of the INTM1 register for A/D converter 1.

11.10.1 Operation in select mode

One analog input (ANI00 to ANI05, ANI10 to ANI17) specified by the ADSCM00 or ADSCM10 register is A/D converted. The conversion result is stored in the ADCR0m or ADCR1n register (m = 0 to 5, n = 0 to 7).

Using the ADTRG0 or ADTRG1 signal as a trigger, one analog input is A/D converted at a time and the result is stored in the ADCR0m or ADCR1n register. Analog inputs correspond one-to-one with A/D conversion result registers. For each A/D conversion, an A/D conversion end interrupt (INTAD0 or INTAD1) is generated, which terminates A/D conversion (ADCS0, ADCS1 bit = 0).

Trigger	Analog Input	A/D Conversion Result Register
ADTRGm signal	ANImn	ADCRmn


Remark m = 0, 1

n: 0 to 5 when m = 0, or 0 to 7 when m = 1

To restart A/D conversion, a trigger must be input again from the ADTRGn pin (n = 0, 1).

This is optimal for applications that read results each time there is an A/D conversion in synchronization with an external trigger.





11.10.2 Operation in scan mode

Using the ADTRG0 or ADTRG1 signal as a trigger, pins from the conversion start analog input pin to the conversion termination analog input pin specified by the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. A/D conversion results are stored in the ADCR0m or ADCRN1n register corresponding to the analog input (m = 0 to 5, n = 0 to 7). When conversion ends for all of the specified analog inputs, an INTAD0 or INTAD1 interrupt is generated, which terminates A/D conversion (ADCS0, ADCS1 = 0).


Trigger	Analog Input	A/D Conversion Result Register
ADTRGn signal	ANIn0	ADCRn0
	ANIn1	ADCRn1
	ANIn2	ADCRn2
	ANIn3	ADCRn3
	ANIn4	ADCRn4
	ANIn5	ADCRn5
	ANI16	ADCR16
	ANI17	ADCR17

Remark n = 0, 1

After all specified A/D conversions have ended, A/D conversion is restarted when an external trigger signal occurs.

This is optimal for applications that regularly monitor multiple analog inputs in synchronization with an external trigger.





11.11 Operation Cautions

11.11.1 Stopping A/D conversion operation

If 0 is written in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register during A/D conversion, it stops the A/D conversion operation and an A/D conversion result is not stored in the ADCR0m or ADCR1n register (m = 0 to 5, n = 0 to 7).

11.11.2 Trigger input during A/D conversion operation

If a trigger is input during A/D conversion, that trigger input is ignored.

11.11.3 External or timer trigger interval

Make the trigger interval (input time interval) in external or timer trigger mode longer than the conversion time specified by the FR2 to FR0 bits of the ADSCM01 or ADSCM11 register.

(1) When interval = 0

If multiple triggers are input simultaneously, the analog input whose ANI0m or ANI1n pin number is smallest is converted. The other trigger signals input at the same time are ignored (m = 0 to 5, n = 0 to 7).

(2) When 0 < interval < conversion time

If an external or timer trigger is input during A/D conversion, that trigger input is ignored.

(3) When interval = conversion time

If an external or timer trigger is input at the same time as the end of A/D conversion (conflict of compare termination signal and trigger), interrupt generation and storage of the value at which conversion ended in the ADCR0m or ADCR1n register is performed correctly (m = 0 to 5, n = 0 to 7).

11.11.4 Operation in standby modes

(1) HALT mode

A/D conversion is suspended. If released by NMI or maskable interrupt input, the ADSCM00, ADSCM10, ADSCM01, or ADSCM11 register and ADCR0m or ADCR1n register maintain their values (m = 0 to 5, n = 0 to 7).

If released by RESET input, the ADCR0m and ADCR1n registers are initialized.

(2) IDLE mode, software STOP mode

Since clock provision to A/D converter 0 or 1 stops, A/D conversion is not performed.

If released by NMI or maskable interrupt input, the ADSCM00, ADSCM10, ADSCM01, or ADSCM11 register and ADCR0m or ADCR1n register maintain their values (m = 0 to 5, n = 0 to 7). However, if IDLE mode or software STOP mode is set during an A/D conversion operation, the A/D conversion operation stops. If released by RESET input, the ADCR0m and ADCR1n registers are initialized.


11.11.5 Compare match interrupt in timer trigger mode

The TM0n timer 0 register underflow interrupt (INTTM00 or INTTM01) and CM003 to CM005 or CM013 to CM015 match interrupt (INTCM003 to INTCM005 or INTCM013 to INTCM015) are A/D conversion start triggers that start a conversion operation (n = 0,1). At this time, the CM003 to CM005 or CM013 to CM015 match interrupt (INTCM003 to INTCM003 to INTCM015) also functions as a compare register match interrupt for the CPU. In order not to generate these match interrupts for the CPU, disable interrupts using the mask bits (TM0MK0, TM0MK1, CM03MK0 to CM05MK0, CM03MK1 to CM05MK1) of the interrupt control registers (TM0IC0, TM0IC1, CM03IC0 to CM05IC0, CM03IC1 to CM05IC1).

11.11.6 Timing that makes the A/D conversion result undefined

If the timing of the end of A/D conversion and the timing of the stop of operation of the A/D converter conflict, the A/D conversion value may be undefined. Because of this, be sure to read the A/D conversion result while the A/D converter is in operation. Furthermore, when reading an A/D conversion result after the A/D converter operation has stopped, be sure to have done so by the time the next conversion result is complete.

The conversion result read timing is shown in Figures 11-14 and 11-15 below.







Figure 11-15. Conversion Result Read Timing (When Conversion Result Is Normal)



11.12 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range). %FSR indicates the ratio of analog input voltage that can be converted as a percentage, and is always represented by the following formula regardless of the resolution.

1%FSR = (Max. value of analog input voltage that can be converted – Min. value of analog input voltage that can be converted)/100

 $= (AV_{DDn} - 0)/100$

 $= AV_{DDn}/100$

Remark n = 0, 1

1LSB is as follows when the resolution is 10 bits.

 $1LSB = 1/2^{10} = 1/1024$ = 0.098%FSR


Accuracy has no relation to resolution, but is determined by overall error.


(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value.

Zero-scale error, full-scale error, linearity error and errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.







(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.






(4) Zero-scale error


This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2 LSB) when the digital output changes from 0.....000 to 0.....001.

Figure 11-18. Zero-Scale Error



(5) Full-scale error


This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 1.....110 to 1.....111.






(6) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.






(7) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.





(8) Conversion time


This expresses the time from when the analog input voltage was applied to the time when the digital output was obtained.

The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.





CHAPTER 12 PORT FUNCTIONS

12.1 Features


• Input-only ports: 6 47

I/O ports:

- · Ports function alternately as I/O pins of other peripheral functions
- Input or output can be specified in bit units

12.2 Basic Configuration of Ports

The V850E/IA2 has a total of 53 on-chip I/O ports (ports 0 to 4, DH, DL, CT, CM), of which 6 are input-only ports. The port configuration is shown below.



(1) Functions of each port

The V850E/IA2 has the ports shown below.

Any port can operate in 8-bit or 1-bit units and can provide a variety of controls.

Moreover, besides its function as a port, each has functions as the I/O pins of on-chip peripheral I/O in control mode.

Refer to (3) Port block diagrams for a block diagram of the block type of each port.

Port Name	Pin Name	Port Function	Function in Control Mode	Block Type
Port 0	P00 to P05	6-bit input	NMI input Real-time pulse unit (RPU) output stop signal input External interrupt input A/D converter (ADC) external trigger input Timer 3 output stop signal input	E
Port 1	P10 to P12	3-bit I/O	Real-time pulse unit (RPU) I/O External interrupt input	В, К
Port 2	P20 to P27	8-bit I/O	Real-time pulse unit (RPU) I/O External interrupt input	B, K, L
Port 3	P30 to P34	5-bit I/O	Serial interface I/O (UART0, UART1/CSI1)	A, C, F, G, H
Port 4	P40 to P42	3-bit I/O	Serial interface I/O (CSI0)	A, C, J
Port DH	PDH0 to PDH5	6-bit I/O	External address bus (A16 to A21)	N
Port DL	PDL0 to PDL15	16-bit I/O	External address data bus (AD0 to AD15)	М
Port CT	PCT0 PCT1, PCT4, PCT6	4-bit I/O	External bus interface control signal output	1
Port CM	PCM0, PCM1	2-bit I/O	Wait insertion signal input Internal system clock output	D, I

- ★ Cautions 1. When switching to the control mode, be sure to set ports that operate as output pins or I/O pins in the control mode using the following procedure.
 - <1> Set the inactive level for the signal output in the control mode in the corresponding bits of port n (n = 0 to 4, CM, CS, CT, DH, and DL).
 - <2> Switch to the control mode using the port n mode control register (PMCn).

If <1> above is not performed, the contents of port n may be output for a moment when switching from the port mode to the control mode.

*

*

2. When port manipulation is performed by a bit manipulation instruction (SET1, CLR1, or NOT1), perform byte data read for the port and process the data of only the bits to be manipulated, and write the byte data after conversion back to the port.

For example, in ports in which input and output are mixed, because the contents of the output latch are overwritten to bits other than the bits for manipulation, the output latch of the input pin becomes undefined (in the input mode, however, the pin status does not change because the output buffer is off).

Therefore, when switching the port from input to output, set the output expected value to the corresponding bit, and then switch to the output port. This is the same as when the control mode and output port are mixed.

3. The state of the port pin can be read by setting the port n mode register (PMn) to the input mode regardless of the settings of the PMCn register. When the PMn register is set to the output mode, the value of the port n register (Pn) can be read in the port mode while the output state of the alternate function can be read in the control mode.

Port Name	Pin Name	Pin Function	Mode-Setting Register		
		Single-Chip Mode ROMless Mode			
Port 0	P00/NMI	P00 (Input mode)			
	P01/ESO0/INTP0	P01 (Input mode)			
	P02/ESO1/INTP1	P02 (Input mode)			
	P03/ADTRG0/INTP2	P03 (Input mode)			
	P04/ADTRG1/INTP3	P04 (Input mode)			
	P05/INTP4/TO3OFF	P05 (Input mode)			
Port 1	P10/TIUD10/TO10	P10 (Input mode)		PMC1, PFC1	
	P11/TCUD10/INTP100	P11 (Input mode)		PMC1	
	P12/TCLR10/INTP101	P12 (Input mode)			
Port 2	P20/TI2/INTP20	P20 (Input mode)		PMC2	
	P21/TO21/INTP21	P21 (Input mode)		PMC2, PFC2	
	P22/TO22/INTP22	P22 (Input mode)			
	P23/TO23/INTP23	P23 (Input mode)			
	P24/TO24/INTP24	P24 (Input mode)			
	P25/TCLR2/INTP25	P25 (Input mode)	PMC2		
	P26/TI3/TCLR3/INTP30	P26 (Input mode)			
P27/TO3/INTP31 P27		P27 (Input mode)		PMC2, PFC2	
Port 3	P30/RXD0	P30 (Input mode)		PMC3	
	P31/TXD0	P31 (Input mode)			
	P32/RXD1/SI1	P32 (Input mode)			
	P33/TXD1/SO1	P33 (Input mode)			
	P34/ASCK1/SCK1	P34 (Input mode)			
Port 4	P40/SI0	P40 (Input mode)		PMC4	
	P41/SO0	P41 (Input mode)	P41 (Input mode)		
	P42/SCK0	P42 (Input mode)			
Port CM	PCM0/WAIT	PCM0 (Input mode)	WAIT	PMCCM	
	PCM1/CLKOUT	PCM1 (Input mode)	CLKOUT		
Port CT	PCT0/LWR	PCT0 (Input mode) LWR		PMCCT	
	PCT1/UWR	PCT1 (Input mode)	LWR		
	PCT4/RD	PCT4 (Input mode)	RD	PMCCT	
	PCT6/ASTB	PCT6 (Input mode)	ASTB	PMCCT	
Port DH	PDH0/A16 to PDH5/A21	PDH0 to PDH5 (Input mode) A16 to A21		PMCDH	
Port DL	PDL0/AD0 to PDL15/AD15	PDL0 to PDL7 (Input mode) AD0 to AD15		PMCDL	

(2) Functions of each port pin after reset and registers that set port or control mode

(3) Port block diagrams






Figure 12-1. Type A Block Diagram

Figure 12-2. Type B Block Diagram













Figure 12-4. Type D Block Diagram

Figure 12-5. Type E Block Diagram









Note The signal level of the input signal is as follows in control mode.

PMC32 bit	PFC32 bit	Input signal in	control mode
(PMC3 register)	(PFC3 register)	RXD1	SI1
0	×	Н	L
1	0	Pin level	L
1	1	Н	Pin level

H: High level

L: Low level

 \times : Don't care




Figure 12-8. Type H Block Diagram

H: High level

L: Low level

×: Don't care

Set/reset control of PMC WRPMC PMCmn Ò **WR**PM Ģ PMmn Internal bus Output signal in control mode 1 Selector WRPORT O Pmn Ģ Pmn Selector Selector Address RDIN Remark m: Port number n: Bit number

Figure 12-9. Type I Block Diagram




Figure 12-10. Type J Block Diagram




Figure 12-11. Type K Block Diagram




Figure 12-12. Type L Block Diagram





Figure 12-13. Type M Block Diagram


Figure 12-14. Type N Block Diagram



12.3 Pin Functions of Each Port

12.3.1 Port 0

Port 0 is a 6-bit input-only port in which all pins are fixed to input.



Besides functioning as an input port, in control mode, it can also operate as the real-time pulse unit (RPU) output stop signal input, external interrupt request input, A/D converter (ADC) external trigger input, and timer 3 output stop signal input.

Although this port is also used as NMI, ESO0/INTP0, ESO1/INTP1, ADTRG0/INTP2, ADTRG1/INTP3, and INTP4/TO3OFF, these functions cannot be switched with input port functions. The status of each pin is read by reading the port.

F	Port	Alternate Pin Name	Remarks	Block Type
Port 0	P00	NMI	Non-maskable interrupt request input	E
	P01 ESO0/INTP0 P02 ESO1/INTP1		Real-time pulse unit (RPU) output stop signal input or	
	P02	ESO1/INTP1	external interrupt request input	
	P02 P03	ADTRG0/INTP2	A/D converter (ADC) external trigger input or external	
	P04	ADTRG1/INTP3	interrupt request input	
	P05	INTP4/TO3OFF	External interrupt request input/timer 3 output stop signal input	

12.3.2 Port 1

Port 1 is a 3-bit I/O port in which input or output can be specified in 1-bit units.

P1 [7	6	5	4	- 3	-	2 P12	1 P11	0 P10	Address FFFFF402H	After reset Undefined
Bit	position	Bit nar	ne					Functi	on		
2 to 0		P1n (n = 2 to	0)	I/O port							

Besides functioning as a port, in control mode, it can also operate as the real-time pulse unit (RPU) I/O and external interrupt request input.

(1) Operation in control mode

P	ort	Alternate Pin Name	Remarks	Block Type
Port 1	P10	TIUD10/TO10	Real-time pulse unit (RPU) I/O	к
	P11	TCUD10/INTP100	Real-time pulse unit (RPU) input or external interrupt	В
	P12	TCLR10/INTP101	request input	

(2) Setting in I/O mode and control mode

Port 1 is set in I/O mode using the port 1 mode register (PM1). In control mode, it is set using the port 1 mode control register (PMC1) and port function control register 1 (PFC1).

(a) Port 1 mode register (PM1)

This register can be read or written in 8-bit or 1-bit units. Write 1 in bits 3 to 7.

	7	6	5	4	3	2	1	0	Address	After reset
PM1	1	1	1	1	1	PM12	PM11	PM10	FFFFF422H	FFH
Bit position Bit name Function										
2	2 to 0	PM1n (n = 2 to		Specifies input/output mode of P1n pin. 0: Output mode (output buffer on) 1: Input mode (output buffer off)						

(b) Port 1 mode control register (PMC1)

This register can be read or written in 8-bit or 1-bit units. Write 0 in bits 3 to 7.

Caution The PMC11 and PMC12 bits are also used as external interrupts (INTP100 and INTP101). When not using them as external interrupts, mask interrupt requests (refer to 7.3.4 Interrupt control registers (xxICn)).

	7	6	5	4	3	2	1	0	Address	After reset		
PMC1	0	0	0	0	0	PMC12	PMC11	PMC10	FFFFF442H	00H		
Bit p	osition	Bit nam	ne				Functior	ı				
	2	PMC12		Specifies operation mode of P12 pin. 0: I/O port mode 1: TCLR10 input mode or external interrupt request (INTP101) input mode								
	1	PMC11		Specifies operation mode of P11 pin. 0: I/O port mode 1: TCUD10 input mode or external interrupt request (INTP100) input mode								
	0	PMC10		Specifies operation mode of P10 pin. 0: I/O port mode 1: TIUD10 input mode or TO10 output mode								

(c) Port 1 function control register (PFC1)

This register can be read or written in 8-bit or 1-bit units. Write 0 in bits other than 0.

Caution When port mode is specified by the port 1 mode control register (PMC1), the setting of this register is invalid.

_	7	6	5	4	3	2	1	0	Address	After reset
PFC1	0	0	0	0	0	0	0	PFC10	FFFFF462H	00H
Bit p	osition	Bit nan	ne				Functio	n		
	0	PFC10	S	Specifies operation mode of P10 pin in control mode. 0: TIUD10 input mode 1: TO10 output mode						

12.3.3 Port 2

Port 2 is an 8-bit I/O port in which input or output can be specified in 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset
P2	P27	P26	P25	P24	P23	P22	P21	P20	FFFFF404H	Undefined
D:+	nocition	Dit no					Functio	~~		
Bit	position	Bit na	ime				Functio	on		
	7 to 0	P2n		I/O port						
		(n = 7 to	0)							

Besides functioning as a port, in control mode, it also can operate as the real-time pulse unit (RPU) I/O and external interrupt request input.

(1) Operation in control mode

P	ort	Alternate Pin Name	Remarks	Block Type
Port 2	P20	TI2/INTP20	Real-time pulse unit (RPU) input or external interrupt request input	В
	P21 to 24	TO21/INTP21 to TO24/INTP24	Real-time pulse unit (RPU) output or external interrupt request input	К
	P25	TCLR2/INTP25	Real-time pulse unit (RPU) input or external interrupt	В
	P26	TI3/TCLR3/INTP30	request input	
	P27	TO3/INTP31	Real-time pulse unit (RPU) output or external interrupt request input	L

(2) Setting in I/O mode and control mode

Port 2 is set in I/O mode using the port 2 mode register (PM2). In control mode, it is set using the port 2 mode control register (PMC2) and port 2 function control register (PFC2).

(a) Port 2 mode register (PM2)

This register can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset				
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FFFFF424H	FFH				
Bit position Bit name Function														
7	' to 0	PM2n (n = 7 to	0)	Specifies input/output mode of P2n pin. 0: Output mode (output buffer on) 1: Input mode (output buffer off)										

(b) Port 2 mode control register (PMC2)

This register can be read or written in 8-bit or 1-bit units.

Caution The PMC20, PMC25, and PMC26 bits also serve as external interrupts (INTP20, INTP25, and INTP30). When not using them as external interrupts, mask interrupt requests (refer to 7.3.4 Interrupt control registers (xxICn)).

	7	6	5	4	3	2	1	0	Address	After reset		
PMC2	PMC27	PMC26	PMC25	PMC24	PMC23	PMC22	PMC21	PMC20	FFFFF444H	00H		
Bit p	osition	Bit nam	e				Functior	1				
	7	PMC27		Specifies operation mode of P27 pin 0: I/O port mode 1: TO3 output mode or external interrupt request (INTP31) input mode								
	6	PMC26		Specifies operation mode of P26 pin 0: I/O port mode 1: RPU (TI3, TCLR3) input mode or external interrupt request (INTP30) input mode								
	5	PMC25): I/O port				equest (INT	P25) input mod	e		
4	to 1	PMC24 to PMC21		Specify operation mode of P24 to P21 pins 0: I/O port mode 1: TO24 to TO21 output mode or external interrupt request (INTP24 to INTP21) input mode								
	0	PMC20		Specifies operation mode of P20 pin 0: I/O port mode 1: TI2 input mode or external interrupt request (INTP20) input mode								

(c) Port 2 function control register (PFC2)

This register can be read or written in 8-bit or 1-bit units. Write 0 in bits 0, 5, and 6.

Caution When port mode is specified by the port 2 mode control register (PMC2), the setting of this register is invalid.

	7	6	5	4	3	2	1	0	Address	After reset	
PFC2	PFC27	0	0	PFC24	PFC23	PFC22	PFC21	0	FFFFF464H	00H	
Bit p	osition	Bit nam	ie				Function				
	7	PFC27	e	Specifies operation mode of P27 pin in control mode 0: External interrupt request (INTP31) input mode 1: TO3 output mode							
4	to 1	PFC24 to PFC21	5	Specify operation mode of P24 to P21 pins in control mode 0: External interrupt request (INTP24 to INTP21) input mode 1: TO24 to TO21 output mode							

12.3.4 Port 3

Port 3 is a 5-bit I/O port in which input or output can be specified in 1-bit units

	7	6	5	4	3	2	1	0	Address	After reset
P3	_	_	-	P34	P33	P32	P31	P30	FFFFF406H	Undefined
Bit	position	Bit na	ıme				Functio	on		
4 to 0		P3n (n = 4 to	0)	I/O port						

Besides functioning as a port, in control mode, it also can operate as the serial interface (UART0, UART1/CSI1) I/O.

(1) Operation in control mode

F	Port	Alternate Pin Name	Remarks	Block Type
Port 3	P30	RXD0	Serial interface (UART0, UART1/CSI1) I/O	С
	P31	TXD0		А
	P32	RXD1/SI1		G
	P33	TXD1/SO1		F
	P34	ASCK1/SCK1		Н

(2) Setting in I/O mode and control mode

Port 3 is set in I/O mode using the port 3 mode register (PM3). In control mode, it is set using the port 3 mode control register (PMC3) and the port 3 function control register (PFC3).

(a) Port 3 mode register (PM3)

This register can be read or written in 8-bit or 1-bit units.

_	7	6	5	4	3	2	1	0	Address	After reset			
PM3	-	-	-	PM34	PM33	PM32	PM31	PM30	FFFFF426H	FFH			
Dit		Ditura											
Bit p	osition	Bit na	me				Functio	n					
4	to 0	PM3n (n = 4 to	0)		out/output n mode (outp iode (outpu	out buffer o	n)						

(b) Port 3 mode control register (PMC3)

This register can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset		
PMC3	0	0	0	PMC34	PMC33	PMC32	PMC31	PMC30	FFFFF446H	00H		
Bit p	osition	Bit nam	e				Functior	1				
-	4	PMC34	S	Specifies operation mode of P34 pin 0: I/O port mode 1: ASCK1/SCK1 I/O mode								
	3	PMC33	S	pecifies ope 0: I/O port 1: TXD1/S0	mode		n					
	2	PMC32	Specifies operation mode of P32 pin 0: I/O port mode 1: RXD1/SI1 input mode									
	1	PMC31	S	Specifies operation mode of P31 pin 0: I/O port mode 1: TXD0 output mode								
	0	PMC30	S	Specifies operation mode of P30 pin 0: I/O port mode 1: RXD0 input mode								

(c) Port 3 function control register (PFC3)

This register can be read or written in 8-bit or 1-bit units. Write 0 in bits other than 2 to 4.

Caution When port mode is specified by the port 3 mode control register (PMC3), the setting of this register is invalid.

	7	6	5	4	3	2	1	0	Address	After rese			
PFC3	0	0	0	PFC34	PFC33	PFC32	0	0	FFFFF466H	00H			
Dit o	opition	Bit nan					Functior						
DIL	osition	Dit nan	ne				FUNCTION	1					
	4	PFC34		Specifies operation mode of P34 pin in control mode 0: ASCK1 I/O mode 1: SCK1 I/O mode									
	3	PFC33		Specifies ope 0: TXD1 ou 1: SO1 out	utput mode	•	n in contro	l mode					
	2	PFC32		Specifies operation mode of P32 pin in control mode 0: RXD1 input mode 1: SI1 input mode									

12.3.5 Port 4

Port 4 is a 3-bit I/O port in which input or output can be specified in 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset
P4	_	-	-	-	-	P42	P41	P40	FFFFF408H	Undefined
Bit	position	Bit na	me				Functi	on		
2 to 0		P4n (n = 2 to	0)	I/O port						

Besides functioning as a port, in control mode, it also can operate as the serial interface (CSI0) I/O.

P	ort	Alternate Pin Name	Remarks	Block Type
Port 4	P40	SI0	Serial interface (CSI0) I/O	С
	P41	SO0		А
	P42	SCKO		J

(2) Setting in I/O mode and control mode

Port 4 is set in I/O mode using the port 4 mode register (PM4). In control mode, it is set using the port 4 mode control register (PMC4).

(a) Port 4 mode register (PM4)

This register can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset
PM4	1	1	1	1	1	PM42	PM41	PM40	FFFFF428H	FFH
Bit	position	osition Bit name Function								
2	to 0	PM4n (n = 2 to	0)	Specifies input/output mode of P4n pin. 0: Output mode (output buffer on) 1: Input mode (output buffer off)						

(b) Port 4 mode control register (PMC4)

This register can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset			
PMC4	0	0	0	0	0	PMC42	PMC41	PMC40	FFFFF448H	00H			
Bit p	osition	Bit nam	Bit name Function										
	2	PMC42		ecifies ope 0: I/O port 1: SCK0 I/	mode	de of P42 pi	n						
	1	PMC41		Specifies operation mode of P41 pin 0: I/O port mode 1: SO0 output mode									
	0	PMC40		Specifies operation mode of P40 pin 0: I/O port mode 1: SI0 input mode									

12.3.6 Port DH

Port DH is a 6-bit I/O port in which input or output can be specified in 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset
PDH	_	-	PDH5	PDH4	PDH3	PDH2	PDH1	PDH0	FFFFF006H	Undefined
Bit p	osition	Bit nar	me				Functio	n		
5	to 0	PDHn (n = 5 to		O port						

Besides functioning as a port, in control mode, this can operate as an address bus when memory is expanded externally.

Po	ort	Alternate Pin Name	Remarks	Block Type
Port DH	PDH5 to PDH0	A21 to A16	Memory expansion address bus	Ν

(2) Setting in I/O mode and control mode

Port DH is set in I/O mode using the port DH mode register (PMDH). In control mode, it is set using the port DH mode control register (PMCDH).

(a) Port DH mode register (PMDH)

This register can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset
PMDH	1	1	PMDH5	PMDH4	PMDH3	PMDH2	PMDH1	PMDH0	FFFFF026H	FFH
Bit p	osition	Bit name								
51	to 0	PMDHn (n = 5 to 0)) (): Output m	it/output ma node (outpu de (output	t buffer on	•			

(b) Port DH mode control register (PMCDH)

This register can be read or written in 8-bit or 1-bit units.

Caution Set bits 7 and 6 as follows.


Operation Mode	Bit 7	Bit 6
Single-chip mode	0	0
ROMIess mode	1	1

	7	6	5	4	3	2	1	0	Address	After reset ^{Note}
PMCDH	PMCDH7	PMCDH6	PMCDH5	PMCDH4	PMCDH3	PMCDH2	PMCDH1	PMCDH0	FFFFF046H	00H/FFH
	Note 00H: Single-chip mode FFH: ROMless mode									
Bit p	osition	Bit nam	ne				Function	l		
5	to 0	PMCDHn (n = 5 to 0))	ecifies ope 0: I/O port i 1: A21 to A	node	e of PDHn	pin			

12.3.7 Port DL

Port DL is a 16-bit I/O port in which input or output can be specified in 1-bit units.

When using the higher 8 bits of PDL as PDLH and the lower 8 bits as PDLL, it can be used as an 8-bit I/O port that can specify input/output in 1-bit units.



Besides functioning as a port, in control mode, this can operate as an address and data bus when memory is expanded externally.

P	ort	Alternate Pin Name	Remarks	Block Type
Port DL	PDL15 to PDL0	AD15 to AD0	Memory expansion address and data bus	М

(2) Setting in I/O mode and control mode

Port DL is set in I/O mode using the port DL mode register (PMDL). In control mode, it is set using the port DL mode control register (PMCDL).

(a) Port DL mode register (PMDL)

The PMDL register can be read or written in 16-bit units.


When using the higher 8 bits of the PMDL register as the PMDLH register and the lower 8 bits as the PMDLL register, it can be read or written in 8-bit or 1-bit units.

	15	14	13	12	11	10	9	8	Address	After reset
PMDL	PMDL15	PMDL14	PMDL13	PMDL12	PMDL11	PMDL10	PMDL9	PMDL8	FFFFF025H	FFFFH
	7	6	5	4	3	2	1	0	Address	
	PMDL7	PMDL6	PMDL5	PMDL4	PMDL3	PMDL2	PMDL1	PMDL0	FFFFF024H	
Bitr	osition	Bit nam	0				Function			
Bit position 15 to 0		PMDLn (n = 15 to	0) (ecifies inpu): Output m I: Input mo						

(b) Port DL mode control register (PMCDL)

The PMCDL register can be read or written in 16-bit units.

When using the higher 8 bits of the PMCDL register as the PMCDLH register and the lower 8 bits as the PMCDLL register, it can be read or written in 8-bit or 1-bit units.



12.3.8 Port CT

Port CT is a 4-bit I/O port in which input or output can be specified in 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset
PCT	-	PCT6	-	PCT4	-	-	PCT1	PCT0	FFFFF00AH	Undefined
Bit p	osition	Bit nam	ne				Function	n		
6, 4	4, 1, 0	PCTn I/O port		I/O port						
		(n = 6, 4,	1, 0)							

Besides functioning as a port, in control mode, this can operate as control signal outputs when memory is expanded externally.

P	ort	Alternate Pin Name	Remarks	Block Type
Port CT	r PCTO LWR		Write strobe signal output	I
	PCT1	UWR		
	PCT4	RD	Read strobe signal output	
	PCT6	ASTB	Address strobe signal output	

(2) Setting in I/O mode and control mode

Port CT is set in I/O mode using the port CT mode register (PMCT). In control mode, it is set using the port CT mode control register (PMCCT).

(a) Port CT mode register (PMCT)

This register can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset	
PMCT	1	PMCT6	1	PMCT4	1	1	PMCT1	PMCT0	FFFFF02AH	FFH	
Bit p	osition	Bit nam	е				Function	1			
6, 4	l, 1, 0	PMCTn (n = 6, 4, 1		Specifies input/output mode of PCTn pin. 0: Output mode (output buffer on)							
				1: Input mode (output buffer off)							

(b) Port CT mode control register (PMCCT)

This register can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset ^{Note}		
PMCCT	0	PMCCT6	0	PMCCT4	0	0	PMCCT1	PMCCT0	FFFFF04AH	00H/53H		
Note		gle-chip mo Mless mod										
Bit p	osition	Bit nam	e				Function					
	6	PMCCT6	S	Specifies operation mode of PCT6 pin 0: I/O port mode 1: ASTB output mode								
	4 PMCCT4			Specifies operation mode of PCT4 pin 0: I/O port mode 1: RD output mode								
	1	PMCCT1	S	pecifies oper 0: I/O port r 1: UWR out	node	le of PCT	1 pin					
	0	PMCCT0	S	Specifies operation mode of PCT0 pin 0: I/O port mode 1: LWR output mode								

12.3.9 Port CM

Port CM is a 2-bit I/O port in which input or output can be specified in 1-bit units.

_	7	6	5	4	3	2	1	0	Address	After reset
РСМ	_	-	-	-	-	-	PCM1	PCM0	FFFFF00CH	Undefined
Bit p	osition	Bit nam	ne				Functior	า		
1, 0		PCMn (n = 1, 0)		I/O port						

Besides functioning as a port, in control mode, this can operate as the wait insertion signal input and internal system clock output.

P	ort	Alternate Pin Name	Remarks	Block Type
Port CM	PCM0	WAIT	Wait insertion signal input	D
	PCM1	CLKOUT	Internal system clock output	I

(2) Setting in I/O mode and control mode

Port CM is set in I/O mode using the port CM mode register (PMCM). In control mode, it is set using the port CM mode control register (PMCCM).

(a) Port CM mode register (PMCM)

This register can be read or written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	After reset	
PMCM	1	1	1	1	1	1	PMCM1	PMCM0	FFFFF02CH	FFH	
Dita		Bit nam	_				E				
Bit p	Bit position		ie	Function							
1	, 0	PMCMn	S	Specifies input/output mode of PCMn pin.							
		(n = 1, 0)		0: Output n	node (outpu	ut buffer o	n)				
				1: Input mo	de (output	buffer off					

(b) Port CM mode control register (PMCCM)

This register can be read or written in 8-bit or 1-bit units.

		7	6	5	4	3	2	1	0	Address	After reset ^{Note}		
P١	ЛССМ	0	0	0	0	0	0	PMCCM1	PMCCM0	FFFFF04CH	00H/03H		
I			gle-chip mo Mless mod										
[Bit p	osition	Bit nam	e				Function					
	1 PMCCM1				Specifies operation mode of PCM1 pin 0: I/O port mode 1: CLKOUT output mode								
		0	PMCCM0	(Specifies operation mode of PCM0 pin 0: I/O port mode 1: WAIT input mode								

12.4 Noise Eliminator

12.4.1 Interrupt pins

A timing controller to guarantee the noise elimination time shown below is added to the pins that operate as NMI and valid edge inputs in port control mode. A signal input that changes in less than this elimination time is not accepted internally.

Pin	Noise Elimination Time
P00/NMI P01/ESO0/INTP0, P02/ESO1/INTP1 P03/ADTRG0/INTP2, P04/ADTRG1/INTP3 P05/INTP4/TO3OFF	Analog delay (Approx. 10 ns)

Cautions 1. The above non-maskable/maskable interrupt pins are used to release standby mode. A clock control timing circuit is not used since the internal system clock is stopped in standby mode.

2. The noise eliminator is valid only in control mode.

12.4.2 Timer 10, timer 3 input pins

Noise filtering using the clock sampling shown below is added to the pins that operate as valid edge inputs to timer 10 and timer 3. A signal input that changes in less than these elimination times is not accepted internally.

	Pin	Noise Elimination Time	Sampling Clock
Timer 10	P10/TIUD10/TO10 P11/TCUD10/INTP100 P12/TCLR10/INTP101	4 to 5 clocks	Select from fxxtm10 fxxtm10/2 fxxtm10/4 fxxtm10/8
Timer 3	P26/TI3/INTP30/TCLR3		Select from fxxtm3/2 fxxtm3/4 fxxtm3/8 fxxtm3/16
	P27/TO3/INTP31		Select from fxxтмз/32 fxxтмз/64 fxxтмз/128 fxxтмз/256

- Cautions 1. Since the above pin noise filtering uses clock sampling, input signals are not received when the CPU clock is stopped.
 - 2. The noise eliminator is valid only in control mode.
- **Remark** fxxTM10: Clock of TM10 selected in PRM02 register (be sure to set PRM02 = 01H) fxxTM3: Clock of TM3 selected in PRM03 register




Figure 12-15. Example of Noise Elimination Timing

(1) Timer 10 noise elimination time selection register (NRC10)

The NRC10 register is used to set the clock source of timer 10 input pin noise elimination time. It can be read or written in 8-bit or 1-bit units.

	7		6	5	4	3	2	1	0	Address	After reset
NRC10	0		0	0	0	0	0	NRC101	NRC100	FFFF5F8H	00H
Bit position Bit name Function											
1, 0 NRC101, NRC100				Selects th clocks.	e TIUD10/	ΓΟ10, TCl	JD10/INTF	9100, and TC	CLR10/INTF	9101 pin noise e	limination
			NRC101 NRC100 Noise elimination clocks								
				0	0	fххтм	10/8				
				0	1	fxxтм	10/4				
				1 0 fxxтм10/2							
				1	1	fxxтм	10				
				Remark	fxxтм10: Clo 01		10 selecte	ed by PRM02	2 register (be sure to set	PRM02 =

(2) Timer 3 noise elimination time selection register (NRC3)

The NRC3 register is used to set the clock source of the timer 3 input pin noise elimination time. It can be read or written in 8-bit or 1-bit units.

r	7		6	5	4	3	2	1	0	Address	After reset
NRC3	0		0	0	0	NRC33	NRC32	NRC31	NRC30	FFFFF698H	00H
Bit pos	sition	tion Bit name Function									
3, 2 NRC33, NRC32											
				NRC33	NRC	32		Noise	elimination	clock	
				0	0	fxxтм	3/256				
				0	1	fxxтм	ı3 /128				
				1	0	fxxтм	fххтмз/64				
				1	1	fxxтм	3/32				
1, (0	NRC		Remark Selects the			3 selected 9 pin noise		-		
	NRC30			NRC31	NRC	20		Noiso	elimination		
				0	0	fxxtm	a/16	NUISE		JIUCKS	
				0	1	fxxtm					
				1	0	fxxtm					
					1	fxxtM					
					I		3/Z				

12.4.3 Timer 2 input pins

A noise eliminator using analog filtering and digital filtering using clock sampling are added to the timer 2 input pins. A signal input that changes in less than this elimination time is not accepted internally.

Pin	Analog Filter Noise	Digital Filter		
	Elimination Time	Noise Elimination Time	Sampling Clock	
P20/TI2/INTP20 P21/TO21/INTP21 to P24/TO24/INTP24 P25/TCLR2/INTP25	10 to 100 ns	4 to 5 clocks	fxxтм2	

Cautions 1. Since digital filtering uses clock sampling, if it is selected, input signals are not received when the CPU clock is stopped.

- 2. The noise eliminator is valid only in control mode.
- 3. Refer to Figure 12-13 for an example of a noise eliminator.

Remark fxxTM2: Clock of TM20 and TM21 selected in PRM02 register (be sure to set PRM02 = 01H)


(1) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)

The FEMn registers are used to specify timer 2 input pin filtering and to set the clock source of noise elimination time and the input valid edge.

It can be read or written in 8-bit or 1-bit units.

- Cautions 1. Be sure to clear (0) the STFTE bit of timer 2 clock stop register 0 (STOPTE0) even when using the TI2/INTP20, TO21/INTP21, TO22/INTP22, TO23/INTP23, TO24/INTP24, and TCLR2/INTP25 pins as INTP20, INTP21, INTP22, INTP23, INTP24, and INTP25, respectively, and not using timer 2.
 - 2. Setting the trigger mode of the INTP2n pin should be performed after setting the PMC2 register.

If the PMC2 register is set after setting the FEMn register, an invalid interrupt may occur when the PMC2 register is set (n = 0 to 5).



(2/2)

Bit position	Bit name	Function					
3, 2	EDGE01n, EDGE00n	Specifies the INTP2n pin valid edge.					
		EDGE01n	EGE00n	Operation			
		0	0	Interrupt due to INTCC2n ^{Note}			
		0	1	Rising edge			
		1	0	Falling edge			
		1	1	Both rising and falling edges			
1, 0	TMS01n, TMS00n		hannel com	electing INTCC2n according to a match of TM20, TM21 and the pare registers (TMS01n, TMS00n bit settings) (n = 0 to 5).			
		TMS01n	TMS00n	Operation			
			0	0	Used as pin		
		0	1	Digital filter (noise eliminator specification)			
		1	0	Capture to subchannel 1 according to timer			
		1	1	Capture to subchannel 2 according to timer			
		 Note Capture input according to INTCM100 and INTCM101 can be selected of the FEM1 and FEM2 registers. Set the values of the TMS01m and TMS00 in the FEMm register to 00B or 01B. Settings other than these are prohibit = 1, 3 to 5). Capture according to INTP21, INTP22 and INTCM100, INTCM101 is poss subchannel 1 and subchannel 2 of timer 2. Examples are shown below. (a) Capture subchannel 1 on INTCM101 FEM1 register = xxxxx10B TMIC0 register = 00000010B (b) Capture subchannel 2 on INTCM101 					
			-	gister = xxxxx11B gister = 00001000B			

CHAPTER 13 RESET FUNCTION

When a low level is input to the RESET pin, the system is reset and each hardware item of the V850E/IA2 is initialized to its initial status.

When the RESET pin changes from low level to high level, the reset status is released and the CPU starts program execution. Initialize the contents of various registers as needed within the program.

13.1 Features

Noise elimination using analog delay (approx. 60 ns) at reset pin (RESET)

13.2 Pin Functions

During a system reset period, most pin output is high impedance (all pins except CLKOUT^{Note}, RESET, X2, VDD, Vss, Vss, RVDD, REGOUT, REGIN, AVDDO, AVDD1, AVss0, and AVss1 pins).

Thus, if memory is extended externally, a pull-up (or pull-down) resistor must be attached to each pin of ports DH, DL, CT, and CM. If there are no resistors, the external memory that is connected may be destroyed when these pins become high impedance.

Similarly, perform pin processing so that on-chip peripheral I/O function signal outputs and output ports are not affected.


Note In ROMless mode, CLKOUT signals are also output during a reset period. In single-chip mode, CLKOUT signals are not output until the PMCCM register is set.

Table 13-1 shows the operation status of each pin during a reset period.

	Pin Name	Pin Status			
		In Single-Chip Mode	In ROMless Mode		
External access pin	A16 to A21, AD0 to AD15, LWR, UWR, RD, ASTB, WAIT	High impedance (Input port mode)	High impedance		
	CLKOUT	High impedance (Input port mode)	Operation		
Port pin ^{Note}	Port 0 to 4	High impedance (Input port mode)			
	Ports CM, CT, DH, DL	High impedance (Input port mode)	Refer to the description of the external access pin. (control mode)		
Dedicated function pin	TO0n0 to TO0n5 (Pins dedicated to timer 0 output)	High impedance			
	ANI00 to ANI05, ANI10 to ANI17 (Pins dedicated to A/D converter input)	High impedance (A/D converter input)			


Note The names of the control pins that function alternately as port pins are omitted.

(1) Reset signal acknowledgment




(2) Reset at power-on

<1> Reset circuit



<2> Reset timing



<3> Description


A reset operation at power-on (power supply application) must guarantee "regulator output stabilization time + oscillation stabilization time" from power-on until reset acknowledgment due to the low level width of the RESET signal.

- Cautions 1. The V850E/IA2 has an internal regulator that generates 3.3 V from a 5 V system power supply. Therefore, 3.3 V system power is supplied after the lapse of the regulator output stabilization time after 5 V power was supplied. When supplying the two power supplies from external supplies with the regulator turned off, be sure to supply 5 V system power first.
 - 2. The V850E/IA2 is internally reset after 3.3 V system power has been supplied. During the regulator output stabilization time, the internal circuits may not be reset when only 5 V system power is being supplied. Consequently, the pins may output undefined levels. For this reason, the V850E/IA2 makes the pins listed in (a) below that may affect the application system (mainly the I/O pins of the internal timers) go into a high-impedance state (refer to (b) and (c) below).


(a) Pins to be controlled

TO000 to TO005, TO010 to TO015, P10/TO10/TIUD10, P11/INTP100/TCUD10, P12/INTP101/TCLR10, P20/INTP20/TI2, P21/INTP21/TO21, P22/INTP22/TO22, P23/INTP23/TO23, P24/INTP24/TO24, P25/INTP25/TCLR2, P26/TCLR3/INTP30/TI3, P27/INTP31/TO3

(b) Circuit of above pins




(c) Internal reset of 5 V system/3.3 V system power supply



(i) Operation on turning ON/OFF power

(ii) Reset during normal operation



13.3 Initialization

Initialize the contents of each register as needed within the program.

Table 13-2 shows the initial values of the CPU, internal RAM, and on-chip peripheral I/O after reset.

Table 13-2. Initial Values of CPU	. Internal RAM. and On-Chi	p Peripheral I/O After Reset (1/5)
	,,,	

On-Ch	ip Hardware	Register Name	Initial Value After Reset
CPU	Program	General-purpose register (r0)	0000000H
	registers	General-purpose registers (r1 to r31)	Undefined
		Program counter (PC)	0000000H
	System registers	Status save registers during interrupt (EIPC, EIPSW)	Undefined
		Status save registers during NMI (FEPC, FEPSW)	Undefined
		Interrupt cause register (ECR)	0000000H
		Program status word (PSW)	0000020H
		Status save registers during CALLT execution (CTPC, CTPSW)	Undefined
		Status save registers during exception/debug trap (DBPC, DBPSW)	Undefined
		CALLT base pointer (CTBP)	Undefined
Internal RA	M	_	Undefined
On-chip	Bus control	Chip area selection control register n (CSCn) (n = 0, 1)	2C11H
peripheral	function	Bus size configuration register (BSC)	5555H
I/O		System wait control register (VSWC)	77H
	Memory	Bus cycle type configuration register n (BCTn) (n = 0,1)	ССССН
	control	Data wait control register n (DWCn) (n = 0,1)	3333H
	function	Address wait control register (AWC)	0000H
		Bus cycle control register (BCC)	ААААН
	DMA function	DMA source address register nL (DSAnL) (n = 0 to 3)	Undefined
		DMA source address register nH (DSAnH) (n = 0 to 3)	Undefined
		DMA destination address register nL (DDAnL) $(n = 0 \text{ to } 3)$	Undefined
		DMA destination address register nH (DDAnH) $(n = 0 \text{ to } 3)$	Undefined
		DMA transfer count register n (DBCn) $(n = 0 \text{ to } 3)$	Undefined
		DMA addressing control register n (DADCn) $(n = 0 \text{ to } 3)$	0000H
		DMA channel control register n (DCHCn) $(n = 0 \text{ to } 3)$	00H
		DMA disable status register (DDIS)	00H
		DMA restart register (DRST)	00H
		DMA trigger source register n (DTFRn) (n = 0 to 3)	00H
	Interrupt/	In service priority register (ISPR)	00H
	exception control function	External interrupt mode register n (INTMn) (n = 0 to 2)	00H
		Interrupt mask register n (IMRn) (n = 0 to 3)	FFFFH
		Interrupt mask register nL (IMRnL) (n = 0 to 3)	FFH
		Interrupt mask register nH (IMRnH) (n = 0 to 3)	FFH
		Signal edge selection register 10 (SESA10)	00H

On-Ch	ip Hardware	Register Name	Initial Value After Reset
On-chip	Interrupt/	Valid edge selection register (SESC)	00H
peripheral I/O	exception control function	Timer 2 input filter mode register n (FEMn) $(n = 0 \text{ to } 5)$	00H
		Interrupt control registers (P0IC0 to P0IC4, DETIC0, DETIC1, TM0IC0, TM0IC1, TM2IC0, TM2IC1, TM3IC0, CC10IC0, CC10IC1, CC2IC0 to CC2IC5, CC3IC0, CC3IC1, CM00IC1, CM01IC1, CM02IC1, CM03IC0, CM03IC1, CM04IC0, CM04IC1, CM05IC0, CM05IC1, CM10IC0, CM10IC1, CM4IC0, DMAIC0 to DMAIC3, CSIIC0, CSIIC1, SEIC0, SRIC0, SRIC1, STIC0, STIC1, ADIC0, ADIC1)	47H
	Power save	Command register (PRCMD)	Undefined
	control function	Power save control register (PSC)	00H
	Tunction	Clock control register (CKC)	00H
		Power save mode register (PSMR)	00H
		Lock register (LOCKR)	000000xB
	System control	Peripheral command register (PHCMD)	Undefined
		Peripheral status register (PHS)	00H
	Timer 0	Dead time timer reload register n (DTRRn) $(n = 0, 1)$	0FFFH
		Buffer registers CM0n, CM1n (BFCM0n, BFCM1n) (n = 0 to 5)	FFFFH
		Timer control register 0n (TMC0n) (n = 0,1)	0508H
		Timer control register 0nL (TMC0nL) (n = 0, 1)	08H
		Timer control register 0nH (TMC0nH) (n = 0, 1)	05H
		Timer unit control register 0n (TUC0n) (n = 0,1)	01H
		Timer output mode register n (TOMRn) (n = 0,1)	00H
		PWM software timing output register n (PSTOn) (n = 0,1)	00H
		PWM output enable register n (POERn) $(n = 0, 1)$	00H
		TOMR write enable register n (SPECn) (n = 0,1)	0000H
		Timer 0 clock selection register (PRM01)	00H
	Timer 1	Timer 10 (TM10)	0000H
		Compare register 1n (CM1n) (n = 00, 01)	0000H
		Capture/compare register 1n (CC1n) (n = 00, 01)	0000H
		Capture/compare control register 0 (CCR0)	00H
		Timer unit mode register 0 (TUM0)	00H
		Timer control register 10 (TMC10)	00H
		Signal edge selection register 10 (SESA10)	00H
		Prescaler mode register 10 (PRM10)	07H
		Status register 0 (STATUS0)	00H
		Timer connection selection register 0 (TMIC0)	00H
		Timer 1/timer 2 clock selection register (PRM02)	00H
		CC101 capture input selection register (CSL10)	00H
		Timer 10 noise elimination time selection register (NRC10)	00H

Table 13-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (2/5)

On-Chip Hardware		Register Name	Initial Value After Reset
On-chip Timer 2		Timer 2 clock stop register 0 (STOPTE0)	0000H
peripheral I/O		Timer 2 clock stop register 0L (STOPTE0L)	00H
1/0		Timer 2 clock stop register 0H (STOPTE0H)	00H
		Timer 2 count clock/control edge selection register 0 (CSE0)	0000H
		Timer 2 count clock/control edge selection register 0L (CSE0L)	00H
	Timer 2 count clock/control edge selection register 0H (CSE0H)	00H	
		Timer 2 subchannel input event edge selection register 0 (SESE0)	0000H
		Timer 2 subchannel input event edge selection register 0L (SESE0L)	00H
		Timer 2 subchannel input event edge selection register 0H (SESE0H)	00H
		Timer 2 time base control register 0 (TCRE0)	0000H
		Timer 2 time base control register 0L (TCRE0L)	00H
		Timer 2 time base control register 0H (TCRE0H)	00H
		Timer 2 output control register 0 (OCTLE0)	0000H
		Timer 2 output control register 0L (OCTLE0L)	00H
		Timer 2 output control register 0H (OCTLE0H)	00H
		Timer 2 subchannels 0 and 5 capture/compare control register (CMSE050)	0000H
		Timer 2 subchannels 1 and 2 capture/compare control register (CMSE120)	0000H
		Timer 2 subchannels 3 and 4 capture/compare control register (CMSE340)	0000H
		Timer 2 subchannel n secondary capture/compare register (CVSEn0) (n = 0 to 4)	0000H
		Timer 2 subchannel n main capture/compare register (CVPEn0) (n = 0 to 4)	0000H
		Timer 2 subchannel n capture/compare register (CVSEn0) (n = 0, 5)	0000H
		Timer 2 time base status register 0 (TBSTATE0)	0101H
		Timer 2 time base status register 0L (TBSTATE0L)	01H
		Timer 2 time base status register 0H (TBSTATE0H)	01H
		Timer 2 capture/compare 1 to 4 status register 0 (CCSTATE0)	0000H
		Timer 2 capture/compare 1 to 4 status register 0L (CCSTATE0L)	00H
		Timer 2 capture/compare 1 to 4 status register 0H (CCSTATE0H)	00H
		Timer 2 output delay register 0 (ODELE0)	0000H
		Timer 2 output delay register 0L (ODELE0L)	00H
		Timer 2 output delay register 0H (ODELE0H)	00Н
		Timer 2 software event capture register 0 (CSCE0)	0000H
	Timer 3	Timer 3 (TM3)	0000H
		Capture/compare register 3n (CC3n) $(n = 0, 1)$	0000H
		Timer control register 30 (TMC30)	00H
		Timer control register 31 (TMC31)	20H

Table 13-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (3/5)

On-Ch	ip Hardware	Register Name	Initial Value After Rese
On-chip	Timer 3	Valid edge selection register (SESC)	00H
peripheral I/O		Timer 3 clock selection register (PRM03)	00H
1/0		Timer 3 noise elimination time selection register (NRC3)	00H
		Timer 3 output control register (TOC3)	00H
	Timer 4	Timer 4 (TM4)	0000H
		Compare register 4 (CM4)	0000H
		Timer control register 4 (TMC4)	00H
	Serial interface	Clocked serial interface mode register n (CSIMn) $(n = 0, 1)$	00H
	function (CSI0, CSI1)	Clocked serial interface clock selection register n (CSICn) $(n = 0, 1)$	00H
	CSII)	Clocked serial interface receive buffer register n (SIRBn) (n = 0,1)	0000H
		Clocked serial interface receive buffer register Ln (SIRBLn) (n = 0, 1)	00H
		Clocked serial interface transmit buffer register n (SOTBn) (n = 0,1)	0000H
		Clocked serial interface transmit buffer register Ln (SOTBLn) (n = 0, 1)	00H
		Clocked serial interface read-only receive buffer register n (SIRBEn) (n = 0,1)	0000H
		Clocked serial interface read-only receive buffer register Ln (SIRBELn) $(n = 0, 1)$	00H
		Clocked serial interface first stage transmit buffer register n (SOTBFn) (n = 0,1)	0000H
		Clocked serial interface first stage transmit buffer register Ln (SOTBFLn) (n = 0, 1)	00H
		Serial I/O shift register n (SIOn) (n = 0,1)	0000H
		Serial I/O shift register Ln (SIOLn) (n = 0, 1)	00H
		Prescaler mode register 3 (PRSM3)	00H
		Prescaler compare register 3 (PRSCM3)	00H
	Serial interface	Asynchronous serial interface mode register 0 (ASIM0)	01H
	function	Receive buffer register 0 (RXB0)	FFH
	(UART0)	Asynchronous serial interface status register 0 (ASIS0)	00H
		Transmit buffer register 0 (TXB0)	FFH
		Asynchronous serial interface transmit status register 0 (ASIF0)	00H
		Baud rate generator control register 0 (BRGC0)	FFH
		Clock selection register 0 (CKSR0)	00H
	Serial interface	Asynchronous serial interface mode register 10 (ASIM10)	81H
	function	Asynchronous serial interface mode register 11 (ASIM11)	00H
	(UART1)	Asynchronous serial interface status register 1 (ASIS1)	00H
		2-frame consecutive receive buffer register 1 (RXB1)	Undefined
		Receive buffer register L1 (RXBL1)	Undefined
		2-frame consecutive transmit shift register 1 (TXS1)	Undefined
		Transmit shift register L1 (TXSL1)	Undefined

Table 13-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (4/5)

On-Ch	ip Hardware	Register Name	Initial Value After Reset
On-chip	Serial interface	Prescaler mode register 1 (PRSM1)	00H
peripheral function I/O (UART1)		Prescaler compare register 1 (PRSCM1)	00Н
	A/D converter	A/D scan mode register n0 (ADSCMn0) (n = 0,1)	0000H
		A/D scan mode register n0L (ADSCMn0L) (n = 0, 1)	00H
		A/D scan mode register n0H (ADSCMn0H) (n = 0, 1)	00H
		A/D scan mode register n1 (ADSCMn1) (n = 0,1)	0000H
		A/D scan mode register n1L (ADSCMn1L) (n = 0, 1)	00H
		A/D scan mode register n1H (ADSCMn1H) (n = 0, 1)	00H
		A/D voltage detection mode register n (ADETMn) $(n = 0, 1)$	0000H
		A/D voltage detection mode register nL (ADETMnL) $(n = 0, 1)$	00H
		A/D voltage detection mode register nH (ADETMnH) $(n = 0, 1)$	00H
		A/D conversion result register 0n (ADCR0n) (n = 0 to 5)	0000H
		A/D conversion result register 1n (ADCR1n) (n = 0 to 7)	0000H
		A/D internal trigger selection register n (ITRGn) $(n = 0, 1)$	00H
	Port function	Ports (P0 to P4, PDH, PCT, PCM)	Undefined
		Port (PDL)	Undefined
		Port (PDLL)	Undefined
		Port (PDLH)	Undefined
		Mode registers (PM1 to PM4, PMDH, PMCT, PMCM)	FFH
		Mode register (PMDL)	FFFFH
		Mode register (PMDLL)	FFH
		Mode register (PMDLH)	FFH
		Mode control registers (PMC1 to PMC4)	00H
		Mode control registers (PMCDH)	00H/FFH
		Mode control register (PMCDL)	0000H/FFFFH
		Mode control register (PMCDLL)	00H/FFH
		Mode control register (PMCDLH)	00H/FFH
		Mode control register (PMCCT)	00H/53H
		Mode control register (PMCCM)	00H/03H
		Function control registers (PFC1, PFC2, PFC3)	00H
	Regulator	Regulator control register (REGC)	00H

Table 13-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (5/5)

Caution In the table above, "Undefined" means either undefined at the time of a power-on reset or undefined due to data destruction when $\overrightarrow{\text{RESET}} \downarrow$ input and data write timing are synchronized. For a $\overrightarrow{\text{RESET}} \downarrow$ other than this, data is maintained in its previous status.

CHAPTER 14 REGULATOR

14.1 Features

- Two power supplies, one for the internal CPU and one for the peripheral interface, are not necessary.
- A 5 V single power supply system can be configured by connecting an N-ch transistor (2SD1950 (VL standard product, surface mount type) or 2SD1581 (independent type) is recommended).
- If a 3.3 V power supply is available, it can be directly connected to the REGIN pin.

14.2 Functional Outline

The V850E/IA2 has an internal regulator that can be used to configure a 5 V single power supply system.

To use this regulator, connect an N-ch transistor (2SD1950 (VL standard product, surface mount type) or 2SD1581 (independent type) is recommended) to the REGOUT pin, and the REGIN pin to CVss via a capacitor for stabilizing the regulator output (refer to **14.3 Connection Example**). If two power supplies (5 V system for the peripheral interface and 3.3 V system for the internal CPU) are available on the system, the regulator can be stopped by the regulator control register (REGC).

The regulator always operates in each operation mode (normal operation, HALT, IDLE, and software STOP mode).

If the 3.3 V power supply is provided separately, setting REGC = 01H suppresses the current consumption (several 10 μ A) of the on-chip regulator.


14.3 Connection Example

(1) When using an on-chip regulator

An on-chip regulator is used connected to an N-ch transistor.

An example of connection when using an N-ch transistor and the mount pad dimensions when mounted on the 2SD1950 (VL standard product) (when using a glass epoxy board) are shown below.









Figure 14-2. Mount Pad Dimensions When Mounted on 2SD1950 (VL Standard Product) (Glass Epoxy Board) (Unit: mm)

(2) When using an external regulator

When an on-chip regulator is not used, an external regulator can be used. An example of connection when using an external regulator application is shown below.





14.4 Control Register

(1) Regulator control register (REGC)

The REGC register controls the operation of the regulator.

This register can be read/written in 8-bit or 1-bit units.

- Cautions 1. Change the value of the REGC register only once after the system has been reset for system stabilization.
 - 2. Make sure that the pins are set as follows when the REGC0 bit = 1 (when the regulator is stopped).
 - REGOUT pin: Leave open
 - REGIN pin: Supply 3.3 V (3.0 to 3.6 V) to this pin.
 - 3. Also make sure that the pins are set as follows when the REGC0 bit = 0 (regulator operating) (for details of the connection method, refer to 14.3 Connection Example).
 - REGOUT pin: Connect this pin to the base of the external transistor.
 - REGIN pin: Connect this pin to the emitter of the external transistor and to an electrolytic capacitor.
 - Connect a bias resistor between the base and emitter of the external transistor.

	7	6	5	4	3	2	1	0	Address	After reset
REGC	0	0	0	0	0	0	0	REGC0	FFFFF300H	00H
Bit p	osition	Bit nam	ne	Function						
	0	REGC0		Controls the operation of the regulator. 0: Regulator operates. 1: Regulator stops.						

CHAPTER 15 FLASH MEMORY (µPD70F3114)

The µPD70F3114 is the flash memory version of the V850E/IA2 and has an on-chip 128 KB flash memory.

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass producing it with the mask ROM version, be sure to conduct sufficient evaluations on the commercial samples (CS) (not engineering samples (ES)) of the mask ROM versions.

Writing to flash memory can be performed with the memory mounted on the target system (on board). A dedicated flash programmer is connected to the target system to perform writing.

The following can be considered as the development environment and the applications of flash memory.

- Software can be changed after the V850E/IA2 is solder-mounted on the target system.
- Small scale production of various models is made easier by differentiating software.
- Data adjustment in starting mass production is made easier.

15.1 Features

- All area batch erase
- · Communication via serial interface from the dedicated flash programmer
- Erase/write voltage: VPP = 7.8 V
- On-board programming

15.2 Writing Using Flash Programmer

Writing can be performed either on-board or off-board using a dedicated flash programmer.

Caution When writing flash memory using the flash programmer, be sure to operate the V850E/IA2 at x5 frequency in PLL mode.

(1) On-board programming

The contents of the flash memory are rewritten after the V850E/IA2 is mounted on the target system. Mount connectors, etc., on the target system to connect the dedicated flash programmer.

(2) Off-board programming

Writing to flash memory is performed by the dedicated program adapter (FA series), etc., before mounting the V850E/IA2 on the target system.

Remark The FA series is a product of Naito Densei Machida Mfg. Co., Ltd.


When the flash writing adapter (FA-100GC-8EU) and dual-power-supply adapter (FA-TVC) are used for writing to the μ PD70F3114GC, connect the pins as follows.

Name Marked		V850E/IA2					
on FA-100GC-	When UA	RT0 Used	When CS	When CSI0 Used			
8EU PWB	Pin Name	Pin No.	Pin Name	Pin No.			
SI	TXD0/P31	26	SO0/P41	23			
SO	RXD0/P30	25	SI0/P40	22			
SCK	-	_	SCK0/P42	24			
X1	X1	17 ^{Note 1}	X1	17 ^{Note 1}			
X2	X2	18 ^{Note 1}	X2	18 ^{Note 1}			
/RESET	RESET	19	RESET	19			
Vpp	MODE1/VPP	62	MODE1/VPP	62			
RESERVE/HS	-	_	A16/PDH0 ^{Note 2}	56			
VDD ^{Note 3}	Vdd	39, 64, 86	V _{DD}	39, 64, 86			
	AVDD0	94	AVDD0	94			
	AV _{DD1}	2	AV _{DD1}	2			
	MODE0	12	MODE0	12			
	RVDD	14	RVDD	14			
GND ^{Note 3}	Vss3	13, 63	Vss3	13, 63			
	Vss	38, 87	Vss	38, 87			
	AV _{SS0}	95	AV _{SS0}	95			
	CVss	20	CVss	20			
	AV _{SS1}	3	AV _{SS1}	3			
	NMI/P00	74	NMI/P00	74			
Note 4	CKSEL	21	CKSEL	21			

Table 15-1. Connection of V850E/IA2 Flash Writing Adapter (FA-100GC-8EU)

Notes 1. The clock amplitude of X1 and X2 is 3.3 V. Configure the oscillator on the FA-100GC-8EU board using a resonator and a capacitor. The following figure shows an example of the oscillator.

Example



- 2. Connection is not required for this pin when not using a handshake.
- **3.** Use the dual-power-supply adapter (FA-TVC) for generating 3.3 V on the FA-100GC-8EU board. In this case, the 2SD1950 or 2SD1581 is not required.
- 4. In PLL mode: GND In direct mode: VDD

Remark -: Leave open


When the flash writing adapter (FA-100GF-3BA) and dual-power-supply adapter (FA-TVC) are used for writing to the μ PD70F3114GF, connect the pins as follows.

Name Marked	V850E/IA2						
on FA-100GF-	When UA	RT0 Used	When CSI0 Used				
3BA PWB	Pin Name	Pin No.	Pin Name	Pin No.			
SI	TXD0/P31 28		SO0/P41	25			
SO	RXD0/P30	27	SI0/P40	24			
SCK	-	_	SCK0/P42	26			
X1	X1	19 ^{Note 1}	X1	19 ^{Note 1}			
X2	X2	20 ^{Note 1}	X2	20 ^{Note 1}			
/RESET	RESET	21	RESET	21			
VPP	MODE1/VPP	64	MODE1/VPP	64			
RESERVE/HS	-	_	A16/PDH0 ^{Note 2}	58			
VDD ^{Note 3}	Vdd	41, 66, 88	VDD	41, 66, 88			
	AVDD0	96	AVDD0	96			
	AV _{DD1}	4	AV _{DD1}	4			
	MODE0	14	MODE0	14			
	RVDD	16	RVDD	16			
GND ^{Note 3}	Vss3	15, 65	Vss3	15, 65			
	Vss	40, 89	Vss	40, 89			
	AV _{SS0}	97	AV _{SS0}	97			
	CVss	22	CVss	22			
	AV _{SS1}	5	AV _{SS1}	5			
	NMI/P00	76	NMI/P00	76			
Note 4	CKSEL	23	CKSEL	23			

Table 15-2. Connection of V850E/IA2 Flash Writing Adapter (FA-100GF-3BA)

Notes 1. The clock amplitude of X1 and X2 is 3.3 V. Configure the oscillator on the FA-100GF-3BA board using a resonator and a capacitor. The following figure shows an example of the oscillator.

Example




- 2. Connection is not required for this pin when not using a handshake.
- **3.** Use the dual-power-supply adapter (FA-TVC) for generating 3.3 V on the FA-100GF-3BA board. In this case, the 2SD1950 or 2SD1581 is not required.
- 4. In PLL mode: GND In direct mode: VDD

Remark -: Leave open

+

15.3 Programming Environment

The following shows the environment required for writing programs to the flash memory of the V850E/IA2.




A host machine is required for controlling the dedicated flash programmer.

UART0 or CSI0 is used for the interface between the dedicated flash programmer and the V850E/IA2 to perform writing, erasing, etc. A dedicated program adapter (FA series) and dual-power-supply adapter (FA-TVC) are required for off-board writing.

15.4 Communication Mode


(1) UART0

Transfer rate: 4,800 bps to 76,800 bps (LSB first)



(2) CSI0


Transfer rate: up to 2 MHz (MSB first)



The dedicated flash programmer outputs transfer clocks and the V850E/IA2 operates as a slave.

(3) Handshake-supported CSI communication

Transfer rate: up to 2 MHz (MSB first)




15.5 Pin Connection

When performing on-board writing, install a connector on the target system to connect to the dedicated flash programmer. Also, install a function on-board to switch from the normal operation mode (single-chip mode or ROMless mode) to the flash memory programming mode.

In the flash memory programming mode, all the pins not used for flash memory programming become the same status as they were immediately after reset in single-chip mode. Therefore, all the ports become output high-impedance status, so that pin connection is required when the external device does not acknowledge the output high-impedance status.

15.5.1 MODE1/VPP pin

In the normal operation mode, 0 V is input to the MODE1/VPP pin. In the flash memory programming mode, 7.8 V writing voltage is supplied to the MODE1/VPP pin. The following shows an example of the connection of the MODE1/VPP pin.



15.5.2 Serial interface pin

The following shows the pins used by each serial interface.


Serial Interface	Pins Used	
CSI0	SO0, SI0, SCK0	
CSI0 + HS	SO0, SI0, SCK0, PDH0	
UART0	TXD0, RXD0	

Table 15-3. Pins Used by Each Serial Interface

When connecting a dedicated flash programmer to a serial interface pin that is connected to other devices onboard, care should be taken to avoid the conflict of signals and the malfunction of other devices, etc.


(1) Conflict of signals

When connecting a dedicated flash programmer (output) to a serial interface pin (input) which is connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.



(2) Malfunction of the other device


When connecting a dedicated flash programmer (output or input) to a serial interface pin (input or output) connected to another device (input), the signal output to the other device may cause the device to malfunction. To avoid this, isolate the connection to the other device or make the setting so that the input signal to the other device is ignored.



15.5.3 RESET pin

When connecting the reset signals of the dedicated flash programmer to the RESET pin, which is connected, to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When the reset signal is input from the user system in flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.



15.5.4 NMI pin

Do not change the input signal to the NMI pin in flash memory programming mode. If it is changed in flash memory programming mode, programming may not be performed correctly.

15.5.5 MODE0, MODE1 pins

To shift to the flash memory programming mode, set MODE0 to high level, apply the writing voltage (7.8 V) to the MODE1/VPP pin, and release reset.

15.5.6 Port pins

When the flash memory programming mode is set, all the port pins except the pins which communicate with the dedicated flash programmer become output high-impedance status. Nothing need be done to these port pins. If problems such as disabling output high-impedance status should occur to the external devices connected to the ports, connect them to VDD or VSS via resistors.

15.5.7 Other signal pins

Connect X1 and X2 to the same status as in the normal operation mode. The amplitude is 3.3 V.

15.5.8 Power supply

Supply the power supply (VDD, VSS, VSS3, AVDD0, AVDD1, AVSS0, AVSS1, CVSS, RVDD) the same as in normal operation mode. Supply 3.3 V to the REGIN pin from the dual-power-supply adapter (FA-TVC).

16.1 Normal Operation Mode

★

Parameter	Symbol	Conditi	Ratings	Unit	
Power supply voltage	REGIN	REGIN pin	-0.5 to +4.6	V	
	VDD	V _{DD} pin	-0.5 to +7.0	V	
	RVDD	RV _{DD} pin		-0.5 to +7.0	V
	CVss	CVss pin		-0.5 to +0.5	V
	AVDD	AVDD0, AVDD1 pins		-0.5 to Vdd + 0.5 ^{Note 1}	V
	AVss	AVsso, AVss1 pins		-0.5 to +0.5	V
Input voltage	VI1	Other than X1 and VPP pins VPP pin (µPD70F3114 only) ^{Note 2}		-0.5 to V _{DD} + 0.5 ^{Note 1}	V
	VI2			–0.5 to +8.5	V
Clock input voltage	Vк	X1 pin		-0.5 to REGIN + 1.0 ^{Note 1}	V
Analog input voltage	VIAN	ANI00 to ANI05 pins, ANI10 to ANI17 pins	AVDD > VDD	-0.5 to V _{DD} + 0.5 ^{Note 1}	V
			$V_{DD} \ge AV_{DD}$	-0.5 to AV _{DD} + 0.5 ^{Note 1}	V
Output current, low	lo∟	Per pin for the TO000 to TO0 pins	005 and TO010 to TO015	20	mA
		Per pin other than for the TO000 to TO005 and TO010 to TO015 pins		4.0	mA
		Total for all pins	180	mA	
Output current, high	Іон	Per pin		-4.0	mA
		Total for all pins		-100	mA
Operating ambient temperature	TA			-40 to + 85	°C
Storage temperature	Tstg			-65 to + 150	°C


Absolute Maximum Ratings (T_A = 25°C)

- Notes 1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each power supply voltage.
 - 2. Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.
 - When supply voltage rises

VPP must exceed VDD 10 μ s or more (2 ms when the power supply voltage is stepped down via a regulator) after VDD has reached the lower-limit value (4.5 V) of the operating voltage range (see a in the figure below).

• When supply voltage drops

V_{DD} must be lowered 10 μ s or more after V_{PP} falls below the lower-limit value (4.5 V) of the operating voltage range of V_{DD} (see b in the figure below).



- Cautions 1. Do not directly connect output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open drain pins or open collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions shown below for DC characteristics and AC characteristics are within the range for normal operation and quality assurance.

Capacitance	(TA = 25°C, REGIN	= Vdd = RVdd = Vss3	= Vss $=$ CVss $=$ 0 V)
-------------	-------------------	---------------------	-------------------------

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fc = 1 MHz			15	pF
I/O capacitance	Сю	Unmeasured pins returned to 0 V.			15	pF
Output capacitance	Co				15	pF

Operating Conditions


Operation Mode	Internal System Clock Frequency (fxx)	Operating Ambient	Power Supply Voltage		
		Temperature (T _A)	REGIN	Vdd = RVdd	
Direct mode	4 to 25 MHz	–40 to +85°C	3.3 V ±0.3 V	5.0 V ±0.5 V	
PLL mode	4 to 40 MHz	–40 to +85°C	3.3 V ±0.3 V	5.0 V ±0.5 V	

Caution When interfacing to the external devices using the CLKOUT signal, make the internal system clock frequency (fxx) 32 MHz or lower.

Clock Oscillator Characteristics

(TA = -40 to +85°C, REGIN = 3.0 to 3.6 V, VDD = RVDD = 5.0 V ±0.5 V, VSS3 = VSS = CVSS = 0 V)

(a) Ceramic resonator or crystal resonator connection




Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fx		4		6.4	MHz

Remarks 1. Connect the oscillator as close to the X1 and X2 pins as possible.

- 2. Do not wire any other signal lines in the area indicated by the broken lines.
- **3.** For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

(b) External clock input



Recommended Oscillator Constant

(a) Ceramic resonator

(i) Murata Manufacturing Co., Ltd. ($T_A = -40$ to $+85^{\circ}C$)

Туре	Product Name	Oscillation Frequency	Recommended Circuit Constant			Recommended Voltage Range		
		f×(MHz)	C1 (pF)	C2 (pF)	$R_{d}(\Omega)$	MIN. (V)	MAX. (V)	
Surface mount	CSTCR4M00G55-R0	4.0	On-chip	On-chip	0	3.0	3.6	
	CSTCR6M00G55-R0	6.0	On-chip	On-chip	0	3.0	3.6	

Caution This oscillator constant is a reference value based on evaluation under a specific environment by the resonator manufacturer.

If optimization of oscillator characteristics is necessary in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit.

The oscillation voltage and oscillation frequency indicate only oscillator characteristics. Use the V850E/IA2 so that the internal operating conditions are within the specifications of the DC and AC characteristics.

Param	neter	Symbol		Conditions	6	MIN.	TYP.	MAX.	Unit
Input voltage, h	igh	VIH1	Pins for bus c	ontrol ^{Note 1}		2.2		VDD	V
		VIH2	Port pins ^{Note 2}			0.7 VDD		VDD	V
		Vінз	Port pins other than Notes 1, 2, RESET pin			0.8 Vdd		Vdd	V
		VIH4	X1 pin			0.8 REGIN		REGIN + 0.3	V
Input voltage, le	w	VIL1	Pins for bus c	ontrol ^{Note 1}		0		0.8	V
		VIL2	Port pins ^{Note 2}			0		0.3 V _{DD}	V
		VIL3	Port pins othe RESET pin	r than Not	es 1, 2,	0		0.2 Vdd	V
VIL4			X1 pin			-0.5		0.15 REGIN	V
Output voltage,	high	Vон	Іон = –2.5 mA			V _{DD} -1.0			V
		V _{OL1}	PWM output [№]	ite 3	lo∟ = 15 mA			2.0	V
					loL = 2.5 mA			0.4	V
		Vol2	Pins other that	n Note 3	lo∟ = 2.5 mA			0.4	V
Input leakage current, high Іын		Ілн	$V{\scriptscriptstyle I}=V{\scriptscriptstyle D}{\scriptscriptstyle D}$					10	μA
Input leakage c	urrent, low	ILIL	V1 = 0 V					-10	μA
Output leakage high	e current,	Ігон	Vo = Vdd					10	μΑ
Output leakage	current, low	Ilol	Vo = 0 V					-10	μA
Analog pin inpu current	ıt leakage	Ilian	ANI00 to ANI05, ANI10 to ANI17 pins				±10	μΑ	
Power supply	During	IDD1	REGIN	Note 5,	μPD703114		1.8 fxx + 15	3.0 fxx + 30	mA
current ^{Note 4}	normal			Note 5,	μPD70F3114		2.0 fxx + 15	3.2 fxx + 30	mA
	operation		Vdd + RVdd	Note 6			30	45	mA
	In HALT	IDD2	REGIN	Note 5			0.8 fxx + 10	1.2 fxx + 15	mA
	mode		Vdd + RVdd	Note 6			15	30	mA
In IDLE IDD3 mode		Idd3	REGIN				8	15	mA
			Vdd + RVdd	Note 6			0.5	1.0	mA
In STOP		IDD4	REGIN	μPD703	114		25	300	μA
	mode	mode		μPD70F	3114		25	600	μA
			VDD + RVDD	Note 6			30	60	μA

Notes 1. AD0/PDL0 to AD15/PDL15, A16/PDH0 to A21/PDH5, <u>LWR</u>/PCT0, <u>UWR</u>/PCT1, <u>RD</u>/PCT4, ASTB/PCT6, <u>WAIT</u>/PCM0, CLKOUT/PCM1

- 2. P31/TXD0, P33/TXD1, P41/SO0
- **3.** TO000 to TO005, TO010 to TO015
- 4. Value in the PLL mode
- 5. Determine the value by calculating fxx from the operating conditions.
- 6. The current of the TO000 to TO005 and TO010 to TO015 pins is not included.

Remark fxx: Internal system clock frequency


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode, RE	GIN = VDDDR	1.5		3.6	V
	HVdddr	STOP mode, V _{DD} = RV _{DD} = HV	STOP mode, Vdd = RVdd = HVdddr			5.5	V
Data retention current	IDDDR	REGIN = VDDDR	μPD703114		25	300	μA
		-	μPD70F3114		25	600	μA
	HIDDDR	$V_{DD} = RV_{DD} = HV_{DDDR}$, Note 1			30	60	μA
Power supply voltage rise time	trvd			200			μs
Power supply voltage fall time	t FVD			200			μs
Power supply voltage retention time (from STOP mode setting)	tнvd			0			ms
STOP release signal input time	t DREL			0			ns
Data retention input voltage, high	VIHDR	Note 2		0.8 HVDDDR		HVDDDR	V
Data retention input voltage, low	VILDR	Note 2		0		0.2 HVDDDR	V

Data Retention Characteristics ($T_A = -40$ to $+85^{\circ}C$)

Notes 1. The current of the TO000 to TO005 and TO010 to TO015 pins is not included.

2. P00/NMI, P01/ESO0/INTP0, P02/ESO1/INTP1, P03/ADTRG0/INTP2, P04/ADTRG1/INTP3, P05/INTP4/T03OFF, P10/TIUD10/T010, P11/TCUD10/INTP100, P12/TCLR10/INTP101, P20/TI2/INTP20, P21/T021/INTP21 to P24/T024/INTP24, P25/TCLR2/INTP25, P26/TI3/TCLR3/INTP30, P27/T03/INTP31, P30/RXD0, P32/RXD1/SI1, P34/ASCK1/SCK1, P40/SI0, P42/SCK0, MODE0, MODE1, CKSEL, RESET


Remark The TYP. value is a reference value for when $T_A = 25^{\circ}C$.




AC Characteristics (T_A = -40 to +85°C, REGIN = 3.0 to 3.6 V, V_{DD} = RV_{DD} = 5.0 V \pm 0.5 V, V_{SS3} = V_{SS} = CV_{SS} = 0 V, output pin load capacitance: C_L = 50 pF)

AC test input test points


(a) Other than (b) and (c) below




(b) AD0/PDL0 to AD15/PDL15, A16/PDH0 to A21/PDH5, <u>LWR</u>/PCT0, <u>UWR</u>/PCT1, <u>RD</u>/PCT4, ASTB/PCT6, <u>WAIT</u>/PCM0, CLKOUT/PCM1




(c) X1



AC test output test points



Load condition




(1) Clock timing

(T_A = -40 to +85°C, REGIN = 3.0 to 3.6 V, V_{DD} = RV_{DD} = 5.0 V \pm 0.5 V, V_{SS3} = V_{SS} = CV_{SS} = 0 V, output pin load capacitance: C_L = 50 pF)

Parameter	Sy	mbol	Conditions	MIN.	MAX.	Unit
X1 input cycle	tcyx	<1>	Direct mode	20	125	ns
			PLL mode	156	250	ns
X1 input high-level width	twxн	<2>	Direct mode	6		ns
			PLL mode	50		ns
X1 input low-level width	twx∟	<3>	Direct mode	6		ns
			PLL mode	50		ns
X1 input rise time	tхв	<4>	Direct mode		4	ns
			PLL mode		10	ns
X1 input fall time	tx⊧	<5>	Direct mode		4	ns
			PLL mode		10	ns
CPU operation frequency	fxx	-		4	40	MHz
			CLKOUT signal used ^{Note}	4	32	MHz
CLKOUT output cycle	tсүк	<6>		25	250	ns
			CLKOUT signal used ^{Note}	31.25	250	ns
CLKOUT high-level width	twкн	<7>		0.5 T – 9		ns
CLKOUT low-level width	twĸ∟	<8>		0.5 T – 11		ns
CLKOUT rise time	tкв	<9>			11	ns
CLKOUT fall time	tкғ	<10>			9	ns
Delay time from X1 \downarrow to CLKOUT	tdxk	<11>	Direct mode		40	ns

Note When interfacing to the external devices using the CLKOUT signal, make the internal system clock frequency (fxx) 32 MHz or lower.

Remark T = tcyk




(2) Output waveform (except for CLKOUT)

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ REGIN} = 3.0 \text{ to } 3.6 \text{ V}, \text{ V}_{DD} = \text{RV}_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ V}_{SS3} = \text{V}_{SS} = \text{CV}_{SS} = 0 \text{ V},$

output pin load capacitance: $C_{L} = 50 \text{ pF}$)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output rise time	tor	<12>			15	ns
Output fall time	tor	<13>			15	ns




(3) Regulator output stabilization time

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ REGIN} = 3.0 \text{ to } 3.6 \text{ V}, \text{ V}_{DD} = \text{RV}_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ V}_{SS3} = \text{V}_{SS} = \text{CV}_{SS} = 0 \text{ V})$

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
Regulator output stabilization time	trg	<14>	External NPN transistor: 2SD1950 (VL compliant product) or $2SD1581$ Stabilization capacitance: C = 22 pF (electrolytic capacitor) Bias resistance between B and E: $R = 110 \text{ k}\Omega$	2		ms

Caution The regulator output stabilization time (t_{RG}) varies depending on the external transistor, stabilization capacitance, and bias resistance between B and E.



(4) Reset timing

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ REGIN} = 3.0 \text{ to } 3.6 \text{ V}, \text{ V}_{DD} = \text{RV}_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ V}_{SS3} = \text{V}_{SS} = \text{CV}_{SS} = 0 \text{ V},$ output pin load capacitance: C_L = 50 pF)


						-
Parameter	Symbol		Conditions	MIN.	MAX.	Unit
RESET pin high-level width	twrsh	<15>		500		ns
RESET pin low-level width	twrsl	<16>	At power-on	500 + Tos + t _{RG}		ns
			At STOP mode release ^{Note}	500 + Tos		ns
			Other than at power-on and at STOP mode release	500		ns

Note Release the STOP mode in the range of REGIN = 3.0 to 3.6 V, $V_{DD} = RV_{DD} = 5.0 V \pm 0.5 V$.

Caution Thoroughly evaluate the oscillation stabilization time.

Remark Tos: Oscillation stabilization time

tRG: Regulator output stabilization time



(5) Multiplex bus timing

(a) CLKOUT asynchronous (T_A = -40 to +85°C, REGIN = 3.0 to 3.6 V, V_{DD} = RV_{DD} = 5.0 V \pm 0.5 V, V_{SS3} = V_{SS} = CV_{SS} = 0 V, output pin load capacitance: C_I = 50 pF)

Parameter	t pin loa Syml		Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB↓)	,	<17>	Conditions	(0.5 + was)T – 16	W/777.	
,	tsast			. ,		ns
Address hold time (from ASTB↓)	t HSTA	<18>		(0.5 + wан)T – 15		ns
Address float delay time from $\overline{\text{RD}}\downarrow$	t frda	<19>			11	ns
Data input setup time from address	t said	<20>			(2 + w + was + waн)T – 40	ns
Data input setup time from $\overline{RD}{\downarrow}$	tsrdid	<21>			(1 + w)T – 40	ns
Delay time from ASTB \downarrow to $\overline{\text{RD}},\overline{\text{LWR}},\overline{\text{UWR}}\downarrow$	t DSTRDWR	<22>		(0.5 + wан)T – 15		ns
Data input hold time (from \overline{RD}^{\uparrow})	thrdid	<23>		0		ns
Address output time from $\overline{RD} \uparrow$	t drda	<24>		(1 + i)T – 15		ns
Delay time from $\overline{\text{RD}}$, $\overline{\text{LWR}}$, $\overline{\text{UWR}}$ to ASTB \uparrow	t DRDWRST	<25>		0.5T – 15		ns
Delay time from \overline{RD} to $ASTB\downarrow$	t DRDST	<26>		(1.5 + i + was)T – 15		ns
RD, LWR, UWR low-level width	twrdwrl	<27>		(1 + w)T – 22		ns
ASTB high-level width	twsтн	<28>		(1 + was)T – 15		ns
Data output time from $\overline{\text{LWR}}$, $\overline{\text{UWR}}\downarrow$	towrod	<29>			10	ns
Data output setup time (to $\overline{LWR}, \overline{UWR}^{\uparrow})$	tsodwr	<30>		(1 + w)T – 25		ns
Data output hold time (from $\overline{\text{LWR}}$, $\overline{\text{UWR}}$ \uparrow)	thwrod	<31>		T – 20		ns
WAIT data output hold time (to address)	tsawt1	<32>	w ≥ 1		(1.5 + was + waн)T– 40	ns
	tsawt2	<33>			(1.5 + w + was + waн)T – 40	ns
WAIT hold time (from address)	thawt1	<34>	w ≥ 1	(0.5 + w + was + wан)Т		ns
	thawt2	<35>		(1.5 + w + was + wан)Т		ns
WAIT setup time (to ASTB↓)	tsstwt1	<36>	w ≥ 1		(1 + wан)T – 32	ns
	tsstwt2	<37>			(1 + w + wан)T – 32	ns
WAIT hold time (from ASTB↓)	tHSTWT1	<38>	w ≥ 1	(w + was)T		ns
	tHSTWT2	<39>		(1 + w + wан)Т		ns

Remarks 1. T = tcyk

- 2. was: Number of address setup wait states (0 or 1)
- 3. WAH: Number of address hold wait states (0 or 1)
- **4.** w: Number of wait clocks inserted in the bus cycle The sampling timing changes when a programmable wait is inserted.
- 5. i: Number of idle states inserted after the read cycle (0 or 1)
- 6. Observe at least one of the data input hold times their or there.

(b) CLKOUT synchronous (T_A = -40 to +85°C, REGIN = 3.0 to 3.6 V, V_{DD} = RV_{DD} = 5.0 V \pm 0.5 V,


Vss₃ = Vss = CVss = 0 V, output pin load capacitance: CL = 50 pF)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	t dka	<40>		-7	19	ns
Delay time from CLKOUT [↑] to address float	tfka	<41>		-12	15	ns
Delay time from CLKOUT \downarrow to ASTB	t dkst	<42>		— 3 + wан T	19 + wанТ	ns
Delay time from CLKOUT \uparrow to $\overline{\text{RD}}$, $\overline{\text{LWR}}$, $\overline{\text{UWR}}$	t dkrdwr	<43>		-5	19	ns
Data input setup time (to CLKOUT \uparrow)	tsidk	<44>		21		ns
Data input hold time (from CLKOUT \uparrow)	t hkid	<45>		5		ns
Delay time from CLKOUT [↑] to data output	t dkod	<46>			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	tswтк	<47>		21		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT \downarrow)	tнкwт	<48>		5		ns


Remarks 1. T = tcyk

2. WAH: Number of address hold wait states (0 or 1)

3. Observe at least one of the data input hold times their or there.



(c) Read cycle (CLKOUT synchronous/asynchronous, 1 wait)



(d) Write cycle (CLKOUT synchronous/asynchronous, 1 wait)

(6) Interrupt timing

$(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{ REGIN} = 3.0 \text{ to } 3.6 \text{ V}, \text{ V}_{DD} = \text{RV}_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ V}_{SS3} = \text{V}_{SS} = \text{CV}_{SS} = 0 \text{ V},$

output pin load capacitance: $C_{L} = 50 \text{ pF}$)

Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
NMI high-level width	twniн	<49>		500		ns
NMI low-level width	twnil	<50>		500		ns
INTPn high-level width	twith	<51>	n = 0 to 4	500		ns
			n = 100, 101, 30, 31	5T + 10		ns
			n = 20 to 25 (when analog filter specified)	250		ns
			n = 20 to 25 (when digital filter specified)	5T + 10		ns
INTPn low-level width	twi⊤∟	<52>	n = 0 to 4	500		ns
			n = 100, 101, 30, 31	5T + 10		ns
			n = 20 to 25 (when analog filter specified)	250		ns
			n = 20 to 25 (when digital filter specified)	5T + 10		ns

Remark T: Digital filter sampling clock

- T can be selected by setting the following registers.
- INTP100, INTP101:


Can be selected from fxx/2, fxx/4, fxx/8, and fxx/16 by setting the NRC101 and NRC100 bits of the timer 10 noise elimination time select register (NRC10) (fxx: Internal system clock).

• INTP30:

Can be selected from fxxTM3/2, fxxTM3/4, fxxTM3/8, and fxxTM3/16 by setting the NRC31 and NRC30 bits of the timer 3 noise elimination time select register (NRC3) (fxxTM3: Clock selected with the timer 3 clock select register (PRM03)).

• INTP31:

Can be selected from fxxTM3/32, fxxTM3/64, fxxTM3/128, and fxxTM3/256 by setting the NRC33 and NRC32 bits of the NRC3 register (fxxTM3: Clock selected with the PRM03 register).



(7) Timer input timing

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{REGIN} = 3.0 \text{ to } 3.6 \text{ V}, \text{V}_{DD} = \text{RV}_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{V}_{SS3} = \text{V}_{SS} = \text{CV}_{SS} = 0 \text{ V},$ output pin load capacitance: $C_1 = 50 \text{ pF}$

Parameter	Symbol		Conditions	MIN.	MAX.	Unit	
TIUD10, TCUD10 high-/low level width	twudн, twudl	<53>		5T + 10		ns	
TIUD10, TCUD10 input time difference	t PHUD	<54>		5T + 10		ns	
TCLRn high-/low-level width	twтcн,	<55>	n = 10, 2 (other than for through input), 3	5T + 10		ns	
	twrc∟		n = 2 (for through input ^{Note})	2T + 10		ns	
TIm high-/low-level width	twтн,	<56>	m = 2 (other than for through input), 3	5T + 10		ns	
	tw⊓∟		m = 2 (for through input ^{Note})	2T + 10		ns	

Note When setting the CESE1 and CESE0 bits of timer 2 count clock/control edge select register 0 (CSE0) to 1 and 0, respectively.

Remarks 1. T: Digital filter sampling clock

T can be selected by setting the following registers.


• TIUD10, TCUD10, TCLR10:

Can be selected from fxx/2, fxx/4, fxx/8, and fxx/16 by setting the NRC101 and NRC100 bits of the timer 10 noise elimination time select register (NRC10).

- TCLR2, TI2: Fixed to fxx/2.
- TCLR3, TI3:

Can be selected from fxxTM3/2, fxxTM3/4, fxxTM3/8, and fxxTM3/16 by setting the NRC31 and NRC30 bits of the timer 3 noise elimination time select register (NRC3) (fxxTM3: Clock selected with the timer 3 clock select register (PRM03)).

2. fx: Internal system clock frequency



(8) Timer operating frequency

(TA = -40 to +85°C, REGIN = 3.0 to 3.6 V, V_{DD} = RV_{DD} = 5.0 V ±0.5 V, Vss₃ = Vss = CVss = 0 V, output pin load capacitance: CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Timer 00, timer 01 operating frequency	T₀			40	MHz
Timer 10 operating frequency	T1			20	MHz
Timer 20, timer 21 operating frequency	T2			20	MHz
Timer 3 operating frequency	T₃			32	MHz

(9) CSI timing (1/2)

(a) Master mode (T_A = -40 to +85°C, REGIN = 3.0 to 3.6 V, V_{DD} = RV_{DD} = 5.0 V \pm 0.5 V,

Vss₃ = Vss = CVss = 0 V, output pin load capacitance: CL = 50 pF)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCKn cycle	tcysk1	<57>	Output	200		ns
SCKn high-level width	twsĸ1H	<58>	Output	0.5 tсүзкı – 25		ns
SCKn low-level width	twsk1L	<59>	Output	0.5 tсүзкт – 25		ns
SIn setup time (to SCKn↑)	tssisk	<60>		35		ns
SIn hold time (from SCKn↑)	tHSKSI	<61>		30		ns
SOn output delay time (from $\overline{\text{SCKn}}\downarrow$)	tdskso	<62>			30	ns
SOn output hold time (from $\overline{\text{SCKn}}^\uparrow$)	thskso	<63>		0.5 tсүзкі – 20		ns

Remark n = 0, 1


(b) Slave mode (T_A = -40 to +85°C, REGIN = 3.0 to 3.6 V, V_{DD} = RV_{DD} = 5.0 V \pm 0.5 V,

Vss₃ = Vss = CVss = 0 V, output pin load capacitance: C_{L} = 50 pF)

		,				
Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
SCKn cycle	tcysk1	<57>	Input	200		ns
SCKn high-level width	twsĸ1H	<58>	Input	90		ns
SCKn low-level width	twsk1L	<59>	Input	90		ns
SIn setup time (to SCKn↑)	t ssisk	<60>		50		ns
SIn hold time (from SCKn↑)	tHSKSI	<61>		50		ns
SOn output delay time (from $\overline{\text{SCKn}}\downarrow$)	toskso	<62>			50	ns
SOn output hold time (from $\overline{\text{SCKn}}$)	t HSKSO	<63>		twsĸ1H		ns

Remark n = 0, 1

(9) CSI timing (2/2)



(10) UART0 timing

(T_A = -40 to +85°C, REGIN = 3.0 to 3.6 V, V_{DD} = RV_{DD} = 5.0 V \pm 0.5 V, V_{SS3} = V_{SS} = CV_{SS} = 0 V, output pin load capacitance: C_L = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
UART0 baud rate generator input frequency	fbrg			20	MHz

Remarks 1. UARTO baud rate generator input frequency (fbrg):

Can be selected from fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, fxx/256, fxx/512, fxx/1024, and fxx/2048 by setting the TPS3 to TPS0 bits of clock select register 0 (CKSR0).

2. fxx: Internal system clock frequency

(11) UART1 timing (1/2)

(a) Clocked master mode

(T_A = -40 to +85°C, REGIN = 3.0 to 3.6 V, V_{DD} = RV_{DD} = 5.0 V \pm 0.5 V, V_{SS3} = V_{SS} = CV_{SS} = 0 V, output pin load capacitance: C_L = 50 pF)

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
ASCK1 cycle	tcysko	<64>	Output	1000		ns
ASCK1 high-level width	twsкон	<65>	Output	k T – 20		ns
ASCK1 low-level width	t WSKOL	<66>	Output	k T – 20		ns
RXD1 setup time (to ASCK1↑)	t SRXSK	<67>		1.5 T + 35		ns
RXD1 hold time (from ASCK1↑)	t HSKRX	<68>		0		ns
TXD1 output delay time (from $\overline{\text{ASCK1}}\downarrow$)	t DSKTX	<69>				ns
TXD1 output hold time (from $\overline{\text{ASCK1}}$)	tняктх	<70>		(k + 1)T – 20		ns

Remarks 1. T = 2tcyk

2. k: Setting value of prescaler compare register 1 (PRSCM1) of UART1

(b) Clocked slave mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{REGIN} = 3.0 \text{ to } 3.6 \text{ V}, \text{V}_{DD} = \text{RV}_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{V}_{SS3} = \text{V}_{SS} = \text{CV}_{SS} = 0 \text{ V},$


output pin load capacitan	ce: C∟ = 50 p⊢)	
		1

Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
ASCK1 cycle	tcysko	<64>	Input	1000		ns
ASCK1 high-level width	twsкон	<65>	Input	4 T + 80		ns
ASCK1 low-level width	twskol	<66>	Input	4 T + 80		ns
RXD1 setup time (to ASCK1↑)	t SRXSK	<67>		T + 10		ns
RXD1 hold time (from ASCK1↑)	tHSKRX	<68>		T + 10		ns
TXD1 output delay time (from $\overline{\text{ASCK1}}\downarrow$)	t DSKTX	<69>			2.5 T + 45	ns
TXD1 output hold time (from $\overline{\text{ASCK1}}$)	tнsктх	<70>		(k + 1.5)T		ns

Remarks 1. T = 2tcyk

2. k: Setting value of prescaler compare register 1 (PRSCM1) of UART1

(11) UART1 timing (2/2)



A/D Converter Characteristics (T_A = -40 to +85°C, REGIN = 3.0 to 3.6 V, AV_{DD} = V_{DD} = RV_{DD} = 5 .0 V \pm 0.5 V,

	Vss = V	/ss3 = Vss = CVss = 0 V, outpu	ut pin load	capacitance	e: C∟ = 50 pF)
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	-		10			bit
Overall error ^{Note 1}	-				±4	LSB
Quantization error	-				±1/2	LSB
Conversion time	t CONV		5		10	μs
Sampling time	t SAMP		833			ns
Zero-scale error ^{Note 1}	_				±4	LSB
Full-scale error Note 1	-				±4	LSB
Differential linearity error ^{Note 1}	-				±4	LSB
Integral linearity error ^{Note 1}	-				±4	LSB
Analog input voltage	VIAN		-0.3		AV _{DD} + 0.3	V
Analog reference voltage	AVDD		4.5		5.5	V
AVDD power supply current ^{Note 2}	AIDD			4	8	mA

Notes 1. Quantization error (± 0.5 LSB) is not included.

2. The V850E/IA2 incorporates two A/D converters. This is the rated value for one converter.

Remark LSB: Least Significant Bit

16.2 Flash Memory Programming Mode

		$10 3.0 \text{ V}, \text{ VD} = 10 \text{ M} = 5.0 \text{ V} \pm 0.0 \text{ M}$	•••,•333 =		- • •)	
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	fx		4		40	MHz
VPP supply voltage	V _{PP1}	During flash memory programming	7.5	7.8	8.1	V
	VPPL	VPP low-level detection	0.8 REGIN	REGIN	1.2 REGIN	V
	VPPM	VPP, REGIN level detection	0.65 REGIN		REGIN + 0.3	V
	VPPH	VPP high-voltage level detection	7.5	7.8	8.1	V
VDD3 supply current	IDD1	Vpp = Vpp1			3.2 fxx+ 30	mA
VPP supply current	Ірр	Vpp = 7.8 V			100	mA
Step erase time	ter	Note 1	0.398	0.4	0.402	S
Overall erase time	tera	When the step erase time = 0.4 s, Note 2			40	S
Write-back time	twв	Note 3	0.99	1	1.01	ms
Number of write-backs per write-back command	Сwв	When the write-back time = 1 ms, Note 4			300	Count/ write-back command
Number of erase/write-backs	Cerwb				16	Count
Step writing time	twт	Note 5	18	20	22	μs
Overall writing time per word	twтw	When the step writing time = $20 \ \mu$ s (1 word = 4 bytes), Note 6	20		200	µs/word
Number of rewrites	Cerwr	1 erase + 1 write after erase = 1 rewrite, Note 7		100		Count

Basic Characteristics (T_A =10 to 40°C (during rewrite), T_A = -40 to +85°C (except during rewrite), REGIN = 3.0 to 3.6 V. V_{DD} = RV_{DD} = 5.0 V ±0.5 V. V_{SS3} = V_{SS} = CV_{SS} = 0 V)

Notes 1. The recommended setting value of the step erase time is 0.4 s.

- 2. The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
- 3. The recommended setting value of the write-back time is 1 ms.
- 4. Write-back is executed once by the issuance of the write-back command. Therefore, the retry count must be the maximum value minus the number of commands issued.
- 5. The recommended setting value of the step writing time is 20 μ s.
- **6.** 20 μ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- 7. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

Example (P: Write, E: Erase)

Shipped product $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites Shipped product $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites

Remark When the PG-FP3 or PG-FP4 is used, a time parameter required for writing/erasing by downloading parameter files is automatically set. Do not change the settings unless otherwise specified.


Serial Write Operation Characteristics


$(T_A = 10 \text{ to } +40^{\circ}\text{C}, \text{ REGIN} = 3.0 \text{ to } 3.6 \text{ V}, \text{ V}_{DD} = \text{RV}_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}, \text{ V}_{SS3} = \text{V}_{SS} = \text{CV}_{SS} = 0 \text{ V})$

Parameter	Syr	nbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{DD} ↑ to V _{PP} ↑ set time	<71>	t DRPSR		trg + 0.01			ms
V _{PP} ↑ to RESET↑ set time	<72>	t PSRRF		1			μs
RESET↑ to VPP count start time	<73>	t RFOF	V _{PP} = 7.8 V	10T + 1500			ns
Count execution time	<74>	t COUNT				15	ms
VPP counter high-level width	<75>	tсн		1			μs
VPP counter low-level width	<76>	tc∟		1			μs
VPP counter rise time	<77>	t₽				1	μs
VPP counter fall time	<78>	t⊧				1	μs
$V_{PP} \downarrow$ to REGIN \downarrow reset time	<79>	t PFDR		10			μs

Remarks 1. trg: Regulator output stabilization time

2. T = tсук






100-PIN PLASTIC LQFP (FINE PITCH) (14x14)

NOTE


Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	16.00±0.20
В	14.00±0.20
С	14.00±0.20
D	16.00±0.20
F	1.00
G	1.00
Н	$0.22\substack{+0.05\\-0.04}$
I	0.08
J	0.50 (T.P.)
К	1.00±0.20
L	0.50±0.20
М	$0.17\substack{+0.03 \\ -0.07}$
Ν	0.08
Р	1.40±0.05
Q	0.10±0.05
R	$3^{\circ + 7^{\circ}}_{-3^{\circ}}$
S	1.60 MAX.
S100	GC-50-8EU, 8EA-2

100-PIN PLASTIC QFP (14x20)



detail of lead end



ΝΟΤΕ

Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	23.6±0.4
В	20.0±0.2
С	14.0±0.2
D	17.6±0.4
F	0.8
G	0.6
Н	0.30±0.10
I	0.15
J	0.65 (T.P.)
К	1.8±0.2
L	0.8±0.2
М	$0.15\substack{+0.10 \\ -0.05}$
Ν	0.10
Р	2.7±0.1
Q	0.1±0.1
R	5°±5°
S	3.0 MAX.
P	100GF-65-3BA1-4

CHAPTER 18 RECOMMENDED SOLDERING CONDITIONS

The μ PD703114 and 70F3114 should be soldered and mounted under the following recommended conditions. For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E).**

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

Table 18-1. Surface Mounting Type Soldering Conditions

(1) μ PD703114GC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14) μ PD70F3114GC-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	VP15-107-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

(2) μPD703114GF-xxx-3BA: 100-pin plastic QFP (14 × 20) μPD70F3114GF-3BA: 100-pin plastic QFP (14 × 20)


Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 20 to 72 hours)	IR35-207-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 20 to 72 hours)	VP15-207-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once Preheating temperature: 120°C max. (package surface temperature) Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 20 to 72 hours)	WS60-207-1
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

APPENDIX A NOTES ON TARGET SYSTEM DESIGN


The following shows a diagram of the connection conditions between the in-circuit emulator option board and conversion connector. Design your system making allowances for conditions such as the form of parts mounted on the target system as shown below.





User's Manual U15195EJ3V0UD

Figure A-2. 100-Pin Plastic QFP (14 × 20)



APPENDIX B REGISTER INDEX

Symbol	Register Name	Unit	(1/ Page
ADCR00	A/D conversion result register 00	ADC	508
ADCR01	A/D conversion result register 01	ADC	508
ADCR02	A/D conversion result register 02	ADC	508
ADCR03	A/D conversion result register 03	ADC	508
ADCR04	A/D conversion result register 04	ADC	508
ADCR05	A/D conversion result register 05	ADC	508
ADCR10	A/D conversion result register 10	ADC	508
ADCR11	A/D conversion result register 11	ADC	508
ADCR12	A/D conversion result register 12	ADC	508
ADCR13	A/D conversion result register 13	ADC	508
ADCR14	A/D conversion result register 14	ADC	508
ADCR15	A/D conversion result register 15	ADC	508
ADCR16	A/D conversion result register 16	ADC	508
ADCR17	A/D conversion result register 17	ADC	508
ADETM0	A/D voltage detection mode register 0	ADC	507
ADETM0H	A/D voltage detection mode register 0H	ADC	507
ADETMOL	A/D voltage detection mode register 0L	ADC	507
ADETM1	A/D voltage detection mode register 1	ADC	507
ADETM1H	A/D voltage detection mode register 1H	ADC	507
ADETM1L	A/D voltage detection mode register 1L	ADC	507
ADIC0	Interrupt control register	INTC	146
ADIC1	Interrupt control register	INTC	146
ADSCM00	A/D scan mode register 00	ADC	504
ADSCM00H	A/D scan mode register 00H	ADC	504
ADSCM00L	A/D scan mode register 00L	ADC	504
ADSCM01	A/D scan mode register 01	ADC	506
ADSCM01H	A/D scan mode register 01H	ADC	506
ADSCM01L	A/D scan mode register 01L	ADC	506
ADSCM10	A/D scan mode register 10	ADC	504
ADSCM10H	A/D scan mode register 10H	ADC	504
ADSCM10L	A/D scan mode register 10L	ADC	504
ADSCM11	A/D scan mode register 11	ADC	506
ADSCM11H	A/D scan mode register 11H	ADC	506
ADSCM11L	A/D scan mode register 11L	ADC	506
ASIF0	Asynchronous serial interface mode transmission status register 0	UART0	402
ASIM0	Asynchronous serial interface mode register 0	UART0	398
ASIM10	Asynchronous serial interface mode register 10	UART1	429
ASIM11	Asynchronous serial interface mode register 11	UART1	431

Symbol	Register Name	Unit	(2/ Page
ASIS0	Asynchronous serial interface status register 0	UART0	401
ASIS1	Asynchronous serial interface status register 1	UART1	432
AWC	Address wait control register	BCU	97
BCC	Bus cycle control register	BCU	99
BCT0	Bus cycle type configuration register 0	BCU	87
BCT1	Bus cycle type configuration register 1	BCU	87
BFCM00	Buffer register CM00	RPU	198
BFCM01	Buffer register CM01	RPU	198
BFCM02	Buffer register CM02	RPU	198
BFCM03	Buffer register CM03	RPU	200
BFCM04	Buffer register CM04	RPU	198
BFCM05	Buffer register CM05	RPU	198
BFCM10	Buffer register CM10	RPU	198
BFCM11	Buffer register CM11	RPU	198
BFCM12	Buffer register CM12	RPU	198
BFCM13	Buffer register CM13	RPU	200
BFCM14	Buffer register CM14	RPU	198
BFCM15	Buffer register CM15	RPU	198
BRGC0	Baud rate generator control register 0	UART0	420
BSC	Bus size configuration register	BCU	89
CC100	Capture/compare register 100	RPU	290
CC101	Capture/compare register 101	RPU	291
CC10IC0	Interrupt control register	INTC	146
CC10IC1	Interrupt control register	INTC	146
CC2IC0	Interrupt control register	INTC	146
CC2IC1	Interrupt control register	INTC	146
CC2IC2	Interrupt control register	INTC	146
CC2IC3	Interrupt control register	INTC	146
CC2IC4	Interrupt control register	INTC	146
CC2IC5	Interrupt control register	INTC	146
CC30	Capture/compare register 30	RPU	358
CC31	Capture/compare register 31	RPU	358
CC3IC0	Interrupt control register	INTC	146
CC3IC1	Interrupt control register	INTC	146
CCR0	Capture/compare control register 0	RPU	295
CCSTATE0	Timer 2 capture/compare 1 to 4 status register 0	RPU	334
CCSTATE0H	Timer 2 capture/compare 1 to 4 status register 0H	RPU	334
CCSTATEOL	Timer 2 capture/compare 1 to 4 status register 0L	RPU	334
СКС	Clock control register	CG	173
CKSR0	Clock selection register 0	UART0	419
CM000	Compare register 000	RPU	197

Symbol	Register Name	Unit	Page
CM001	Compare register 001	RPU	197
CM002	Compare register 002	RPU	197
CM003	Compare register 003	RPU	198
CM004	Compare register 004	RPU	198
CM005	Compare register 005	RPU	198
CM00IC1	Interrupt control register	INTC	146
CM010	Compare register 010	RPU	197
CM011	Compare register 011	RPU	197
CM012	Compare register 012	RPU	197
CM013	Compare register 013	RPU	198
CM014	Compare register 014	RPU	198
CM015	Compare register 015	RPU	198
CM01IC1	Interrupt control register	INTC	146
CM02IC1	Interrupt control register	INTC	146
CM03IC0	Interrupt control register	INTC	146
CM03IC1	Interrupt control register	INTC	146
CM04IC0	Interrupt control register	INTC	146
CM04IC1	Interrupt control register	INTC	146
CM05IC0	Interrupt control register	INTC	146
CM05IC1	Interrupt control register	INTC	146
CM100	Compare register 100	RPU	289
CM101	Compare register 101	RPU	289
CM10IC0	Interrupt control register	INTC	146
CM10IC1	Interrupt control register	INTC	146
CM4	Compare register 4	RPU	385
CM4IC0	Interrupt control register	INTC	146
CMSE050	Timer 2 sub-channel 0, 5 capture/compare control register	RPU	328
CMSE120	Timer 2 sub-channel 1, 2 capture/compare control register	RPU	329
CMSE340	Timer 2 sub-channel 3, 4 capture/compare control register	RPU	331
CSC0	Chip area selection control register	BCU	84
CSC1	Chip area selection control register	BCU	84
CSCE0	Timer 2 software event capture register	RPU	336
CSE0	Timer 2 count clock/control edge selection register 0	RPU	322
CSE0H	Timer 2 count clock/control edge selection register 0H	RPU	322
CSE0L	Timer 2 count clock/control edge selection register 0L	RPU	322
CSIC0	Clocked serial interface clock selection register 0	CSI0	467
CSIC1	Clocked serial interface clock selection register 1	CSI1	467
CSIIC0	Interrupt control register	INTC	146
CSIIC1	Interrupt control register	INTC	146
CSIM0	Clocked serial interface mode register 0	CSI0	465
CSIM1	Clocked serial interface mode register 1	CSI1	465

Symbol	Register Name	Unit	Page
CSL10	CC101 capture input selection register	RPU	299
CVPE10	Timer 2 sub-channel 1 main capture/compare register	RPU	319
CVPE20	Timer 2 sub-channel 2 main capture/compare register	RPU	319
CVPE30	Timer 2 sub-channel 3 main capture/compare register	RPU	319
CVPE40	Timer 2 sub-channel 4 main capture/compare register	RPU	319
CVSE00	Timer 2 sub-channel 0 capture/compare register	RPU	319
CVSE10	Timer 2 sub-channel 1 sub capture/compare register	RPU	320
CVSE20	Timer 2 sub-channel 2 sub capture/compare register	RPU	320
CVSE30	Timer 2 sub-channel 3 sub capture/compare register	RPU	320
CVSE40	Timer 2 sub-channel 4 sub capture/compare register	RPU	320
CVSE50	Timer 2 sub-channel 5 capture/compare register	RPU	320
DADC0	DMA addressing control register 0	DMAC	114
DADC1	DMA addressing control register 1	DMAC	114
DADC2	DMA addressing control register 2	DMAC	114
DADC3	DMA addressing control register 3	DMAC	114
DBC0	DMA transfer count register 0	DMAC	113
DBC1	DMA transfer count register 1	DMAC	113
DBC2	DMA transfer count register 2	DMAC	113
DBC3	DMA transfer count register 3	DMAC	113
DCHC0	DMA channel control register 0	DMAC	116
DCHC1	DMA channel control register 1	DMAC	116
DCHC2	DMA channel control register 2	DMAC	116
DCHC3	DMA channel control register 3	DMAC	116
DDA0H	DMA destination address register 0H	DMAC	111
DDA0L	DMA destination address register 0L	DMAC	112
DDA1H	DMA destination address register 1H	DMAC	111
DDA1L	DMA destination address register 1L	DMAC	112
DDA2H	DMA destination address register 2H	DMAC	111
DDA2L	DMA destination address register 2L	DMAC	112
DDA3H	DMA destination address register 3H	DMAC	111
DDA3L	DMA destination address register 3L	DMAC	112
DDIS	DMA disable status register	DMAC	117
DETIC0	Interrupt control register	INTC	146
DETIC1	Interrupt control register	INTC	146
DMAIC0	Interrupt control register	INTC	146
DMAIC1	Interrupt control register	INTC	146
DMAIC2	Interrupt control register	INTC	146
DMAIC3	Interrupt control register	INTC	146
DRST	DMA restart register	DMAC	117
DSA0H	DMA source address register 0H	DMAC	109
DSA0L	DMA source address register 0L	DMAC	110

Symbol	Register Name	Unit	(5/ Page
DSA1H	DMA source address register 1H	DMAC	109
DSA1L	DMA source address register 1L	DMAC	110
DSA2H	DMA source address register 2H	DMAC	109
DSA2L	DMA source address register 2L	DMAC	110
DSA3H	DMA source address register 3H	DMAC	109
DSA3L	DMA source address register 3L	DMAC	110
DTFR0	DMA trigger factor register 0	DMAC	118
DTFR1	DMA trigger factor register 1	DMAC	118
DTFR2	DMA trigger factor register 2	DMAC	118
DTFR3	DMA trigger factor register 3	DMAC	118
DTM00	Dead time timer 00	RPU	197
DTM01	Dead time timer 01	RPU	197
DTM02	Dead time timer 02	RPU	197
DTM10	Dead time timer 10	RPU	197
DTM11	Dead time timer 11	RPU	197
DTM12	Dead time timer 12	RPU	197
DTRR0	Dead time timer reload register 0	RPU	197
DTRR1	Dead time timer reload register 1	RPU	197
DWC0	Data wait control register 0	BCU	96
DWC1	Data wait control register 1	BCU	96
FEM0	Timer 2 input filter mode register 0	RPU	156, 571
FEM1	Timer 2 input filter mode register 1	RPU	156, 571
FEM2	Timer 2 input filter mode register 2	RPU	156, 571
FEM3	Timer 2 input filter mode register 3	RPU	156, 571
FEM4	Timer 2 input filter mode register 4	RPU	156, 571
FEM5	Timer 2 input filter mode register 5	RPU	156, 571
IMR0	Interrupt mask register 0	INTC	149
IMR0H	Interrupt mask register 0H	INTC	149
IMR0L	Interrupt mask register 0L	INTC	149
IMR1	Interrupt mask register 1	INTC	149
IMR1H	Interrupt mask register 1H	INTC	149
IMR1L	Interrupt mask register 1L	INTC	149
IMR2	Interrupt mask register 2	INTC	149
IMR2H	Interrupt mask register 2H	INTC	149
IMR2L	Interrupt mask register 2L	INTC	149
IMR3	Interrupt mask register 3	INTC	149
IMR3H	Interrupt mask register 3H	INTC	149
IMR3L	Interrupt mask register 3L	INTC	149
INTM0	External interrupt mode register 0	INTC	138
INTM1	External interrupt mode register 1	INTC	152
INTM2	External interrupt mode register 2	INTC	152

Symbol	Register Name	Unit	Page
ISPR	In-service priority register	INTC	150
ITRG0	A/D internal trigger selection register 0	ADC	509
ITRG1	A/D internal trigger selection register 1	ADC	509
LOCKR	Lock register	CPU	176
NRC10	Timer 10 noise elimination time selection register	RPU	568
NRC3	Timer 3 noise elimination time selection register	RPU	569
OCTLE0	Timer 2 output control register	RPU	327
OCTLE0H	Timer 2 output control register 0H	RPU	327
OCTLE0L	Timer 2 output control register 0L	RPU	327
ODELE0	Timer 2 output delay register	RPU	335
ODELE0H	Timer 2 output delay register 0H	RPU	335
ODELE0L	Timer 2 output delay register 0L	RPU	335
P0	Port 0	Port	549
P0IC0	Interrupt control register	INTC	146
P0IC1	Interrupt control register	INTC	146
P0IC2	Interrupt control register	INTC	146
P0IC3	Interrupt control register	INTC	146
P0IC4	Interrupt control register	INTC	146
P1	Port 1	Port	550
P2	Port 2	Port	552
P3	Port 3	Port	554
P4	Port 4	Port	556
PCM	Port CM	Port	564
PCT	Port CT	Port	562
PDH	Port DH	Port	558
PDL	Port DL	Port	560
PDLH	Port DLH	Port	560
PDLL	Port DLL	Port	560
PFC1	Port 1 function control register	Port	551
PFC2	Port 2 function control register	Port	553
PFC3	Port 3 function control register	Port	555
PHCMD	Peripheral command register	CPU	172
PHS	Peripheral status register	CPU	175
PM1	Port 1 mode register	Port	550
PM2	Port 2 mode register	Port	552
PM3	Port 3 mode register	Port	554
PM4	Port 4 mode register	Port	557
PMC1	Port 1 mode control register	Port	551
PMC2	Port 2 mode control register	Port	553
PMC3	Port 3 mode control register	Port	555
PMC4	Port 4 mode control register	Port	557

Symbol	Register Name	Unit	Page
PMCCM	Port CM mode control register	Port	565
PMCCT	Port CT mode control register	Port	563
PMCDH	Port DH mode control register	Port	559
PMCDL	Port DL mode control register	Port	561
PMCDLH	Port DL mode control register H	Port	561
PMCDLL	Port DL mode control register L	Port	561
PMCM	Port CM mode register	Port	565
PMCT	Port CT mode register	Port	563
PMDH	Port DH mode register	Port	559
PMDL	Port DL mode register	Port	561
PMDLH	Port DL mode register H	Port	561
PMDLL	Port DL mode register L	Port	561
POER0	PWM output enable register 0	RPU	214
POER1	PWM output enable register 1	RPU	214
PRCMD	Command register	CPU	180
PRM01	Timer 0 clock selection register	RPU	201
PRM02	Timer 1/ Timer 2 clock selection register	RPU	292, 321
PRM03	Timer 3 clock selection register	RPU	360
PRM10	Prescaler mode register 10	RPU	298
PRSCM1	Prescaler compare register 1	UART1	456
PRSCM3	Prescaler compare register 3	CSI0, CSI1	497
PRSM1	Prescaler mode register 1	UART1	455
PRSM3	Prescaler mode register 3	CSI0, CSI1	496
PSC	Power save control register	CPU	181
PSMR	Power save mode register	CPU	180
PSTO0	PWM software timing output register 0	RPU	215
PSTO1	PWM software timing output register 1	RPU	215
REGC	Regulator control register	Regulator	586
RXB0	Reception buffer register	UART0	403
RXB1	2-frame continuous reception buffer registers 1	UART1	434
RXBL1	Reception buffer register L1	UART1	434
SEIC0	Interrupt control register	INTC	146
SESA10	Signal edge selection register 10	INTC, RPU	153, 296
SESC	Valid edge selection register	INTC, RPU	155, 365
SESE0	Timer 2 sub-channel input event edge selection register	RPU	323
SESE0H	Timer 2 sub-channel input event edge selection register 0H	RPU	323
SESE0L	Timer 2 sub-channel input event edge selection register 0L	RPU	323
SIO0	Serial I/O shift register 0	CSI0	477
SIO1	Serial I/O shift register 1	CSI1	477
SIOL0	Serial I/O shift register L0	CSI0	478
SIOL1	Serial I/O shift register L1	CSI1	478

Symbol	Register Name	Unit	(8 Page
SIRB0	Clocked serial interface reception buffer register 0	CSI0	469
SIRB1	Clocked serial interface reception buffer register 1	CSI1	469
SIRBE0	Clocked serial interface read-only reception buffer register 0	CSI0	471
SIRBE1	Clocked serial interface read-only reception buffer register 1	CSI1	471
SIRBEL0	Clocked serial interface read-only reception buffer register L0	CSI0	472
SIRBEL1	Clocked serial interface read-only reception buffer register L1	CSI1	472
SIRBL0	Clocked serial interface reception buffer register L0	CSI1	470
SIRBL1	Clocked serial interface reception buffer register L1	CSI0	470
SOTB0	Clocked serial interface transmission buffer register 0	CSI1	473
SOTB1	Clocked serial interface transmission buffer register 1	CSI0	473
SOTBF0	Clocked serial interface initial transmission buffer register 0	CSI1	475
SOTBF1	Clocked serial interface initial transmission buffer register 1	CSI0	475
SOTBFL0	Clocked serial interface initial transmission buffer register L0	CSI1	476
SOTBFL1	Clocked serial interface initial transmission buffer register L1	CSI0	476
SOTBL0	Clocked serial interface initial transmission buffer register L0	CSI1	474
SOTBL1	Clocked serial interface initial transmission buffer register L1	CSI0	474
SPEC0	TOMR write enable register 0	CSI1	224
SPEC1	TOMR write enable register 1	CSI0	224
SRIC0	Interrupt control register	CSI1	146
SRIC1	Interrupt control register	RPU	146
STATUS0	Status register 0	RPU	299
STIC0	Interrupt control register	INTC	146
STIC1	Interrupt control register	INTC	146
STOPTE0	Timer 2 clock stop register 0	RPU	321
STOPTE0H	Timer 2 clock stop register 0H	INTC	321
STOPTE0L	Timer 2 clock stop register 0L	INTC	321
TBSTATE0	Timer 2 timer base status register 0	RPU	333
TBSTATE0H	Timer 2 timer base status register 0H	RPU	333
TBSTATEOL	Timer 2 timer base status register 0L	RPU	333
TCRE0	Timer 2 time base control register 0	RPU	324
TCRE0H	Timer 2 time base control register 0H	RPU	324
TCRE0L	Timer 2 time base control register 0L	RPU	324
TM00	Timer 00	RPU	196
TM01	Timer 01	RPU	196
TM0IC0	Interrupt control register	RPU	146
TM0IC1	Interrupt control register	RPU	146
TM10	Timer 10	RPU	287
TM20	Timer 20	INTC	319
TM21	Timer 21	INTC	319
TM2IC0	Interrupt control register	RPU	146
TM2IC1	Interrupt control register	RPU	146

			(9/9
Symbol	Register Name	Unit	Page
ТМЗ	Timer 3	RPU	357
TM3IC0	Interrupt control register	INTC	146
TM4	Timer 4	RPU	384
TMC00	Timer control register 00	RPU	202
TMC00H	Timer control register 00H	RPU	202
TMC00L	Timer control register 00L	RPU	202
TMC01	Timer control register 01	RPU	202
TMC01H	Timer control register 01H	RPU	202
TMC01L	Timer control register 01L	RPU	202
TMC10	Timer control register 10	RPU	294
TMC30	Timer control register 30	RPU	361
TMC31	Timer control register 31	RPU	363
TMC4	Timer control register 4	RPU	387
TMIC0	Timer connection selection register 0	RPU	392
TO3C	Timer 3 output control register	RPU	366
TOMR0	Timer output mode register 0	RPU	209
TOMR1	Timer output mode register 1	RPU	209
TUC00	Timer unit control register 00	RPU	208
TUC01	Timer unit control register 01	RPU	208
TUM0	Timer unit mode register 0	RPU	293
TXB0	Transmission buffer register 00	UART0	404
TXS1	2-frame continuous transmission shift register 1	UART1	437
TXSL1	Transmission shift register L1	UART1	437
VSWC	System wait control register	BCU	81

APPENDIX C INSTRUCTION SET LIST

C.1 Conventions

(1) Symbols used in operand descriptions

Symbol	Explanation
reg1	General-purpose register (Used as source register)
reg2	General-purpose register (Usually used as destination register. Used as source register in some instructions.)
reg3	General-purpose register (Usually stores remainder of division result or higher 32 bits of multiplication result.)
bit#3	3-bit data for bit number specification
immX	X-bit immediate data
dispX	X-bit displacement data
regID	System register number
vector	5-bit data that specifies a trap vector (00H to 1FH)
сссс	4-bit data that shows a condition code
sp	Stack pointer (r3)
ер	Element pointer (r30)
list×	X-item register list

(2) Symbols used in operands

Symbol	Explanation
R	1 bit of data of code that specifies reg1 or regID
r	1 bit of data of code that specifies reg2
w	1 bit of data of code that specifies reg3
d	1 bit of data of a displacement
1	1 bit of immediate data (Shows higher bit of immediate data)
i	1 bit of immediate data
cccc	4-bit data that shows a condition code
CCCC	4-bit data that shows condition code of Bcond instruction
bbb	3-bit data for bit number specification
L	1 bit of data that specifies a program register in a register list
S	1 bit of data that specifies a system register in a register list

(3) Symbols used in operations

Symbol	Explanation
<i>←</i>	Assignment
GR[]	General-purpose register
SR[]	System register
zero-extend (n)	Zero-extend n to word length.
sign-extend (n)	Sign-extend n to word length.
load-memory (a, b)	Read data of size "b" from address "a".
store-memory (a, b, c)	Write data "b" of size "c" to address "a".
load-memory-bit (a, b)	Read bit "b" of address "a".
store-memory-bit (a, b, c)	Write "c" in bit "b" of address "a".
saturated (n)	Perform saturation processing of n (n is 2's complement). If n is a computation result and n > 7FFFFFFH, make n = 7FFFFFFH. If n is a computation result and n < 80000000H, make n = 80000000H.
result	Reflect result in flag.
Byte	Byte (8 bits)
Half-word	Halfword (16 bits)
Word	Word (32 bits)
+	Addition
-	Subtraction
Ш	Bit concatenation
×	Multiplication
÷	Division
%	Remainder of division result
AND	Logical product
OR	Logical sum
XOR	Exclusive logical sum
NOT	Logical negation
logically shift left by	Logical shift left
logically shift right by	Logical shift right
arithmetically shift right by	Arithmetic shift right

(4) Symbols used in execution clock

Symbol	Explanation
i When executing another instruction immediately after instruction execution (issue).	
r	When repeating same instruction immediately after instruction execution (repeat)
I When using instruction execution result in instruction immediately after instruction execution (latency)	

(5) Symbols used in flag operations

Symbol	Explanation
(Blank)	No change
0	Clear to 0.
×	Set or cleared according to result.
R	Previously saved value is restored.

(6) Condition codes

Condition Name (cond)	Condition Code (CCCC)	Condition Expression	Explanation
V	0000	OV = 1	Overflow
NV	1000	OV = 0	No overflow
C/L	0001	CY = 1	Carry Lower (Less than)
NC/NL	1001	CY = 0	No carry No lower (Greater than or equal)
Z/E	0010	Z = 1	Zero Equal
NZ/NE	1010	Z = 0	Not zero Not equal
NH	0011	(CY or Z) = 1	Not higher (Less than equal)
Н	1011	(CY or Z) = 0	Higher (Greater than)
Ν	0100	S = 1	Negative
Р	1100	S = 0	Positive
Т	0101	-	Always (Unconditional)
SA	1101	SAT = 1	Saturated
LT	0110	(S xor OV) = 1	Less then signed
GE	1110	(S xor OV) = 0	Greater than or equal signed
LE	0111	((S xor OV) or Z) = 1	Less than or equal signed
GT	1111	((S xor OV) or Z) = 0	Greater than signed

C.2 Instruction Set (Alphabetical Order)

	1				1			1				(1/5
Mnemonic	Operands	Opcode	Operation	1	Execution Clock			Flags				
					i	r	I	CY	OV	S	Z	SAT
ADD	reg1, reg2	rrrrr001110RRRR R	$GR[reg2] \leftarrow GR[reg2] + GR[reg$	1]	1	1	1	×	×	×	×	
	imm5, reg2	rrrrr010010iiiii	$GR[reg2] \leftarrow GR[reg2] + sign-ex$	tend (imm5)	1	1	1	×	×	×	×	
ADDI	imm16,	rrrr110000RRRR R	$GR[reg2] \gets GR[reg1] + sign-ex$	tend (imm16)	1	1	1	×	×	×	×	
	reg1, reg2	iiiiiiiiiiiiiiii										
AND	reg1, reg2	rrrrr001010RRRR R	$GR[reg2] \leftarrow GR[reg2] AND GR[$	reg1]	1	1	1		0	×	×	
ANDI	imm16, reg1, reg2	rrrrrll0ll0RRRRR iiiiiiiiiiiiiiiii	GR[reg2] ← GR[reg1] AND zero	o-extend (imm 16)	1	1	1		0	0	×	
Bcond	disp9	ddddl0llddcccc Note 1	if conditions are satisfied then $PC \leftarrow PC + sign extend$	Conditions satisfied	3 Note 2	3 Note 2	3 Note 2					
			(disp9)	Conditions not satisfied	1	1	1					
BSH	reg2, reg3	rrrr11111100000 wwww01101000010	GR[reg3] ← GR[reg2] (23:16) [reg2] (7:0) GR[reg2] (15:8)	GR[reg2] (31:24)IIGR	1	1	1	×	0	×	×	
BSW	reg2, reg3	rrrrlllllll00000 wwww01101000000	GR[reg3] ← GR[reg2] (7:0) GR[reg2] (15:8) GR [reg2] (23:16) GR[reg2] (31:24)			1	1	×	0	×	×	
CALLT	imm6	000001000iiiii	$\begin{array}{l} \text{CTPC} \leftarrow \text{PC} + 2 \ (\text{return PC}) \\ \text{CTPSW} \leftarrow \text{PSW} \\ \text{adr} \leftarrow \text{CTBP} + \text{zero-extend} \ (\text{imm6 logically shift left by 1}) \\ \text{PC} \leftarrow \text{CTBP} + \text{zero-extend} \ (\text{Load-memory (adr, Halfword}) \end{array}$		5	5	5					
	bit#3, disp16[reg1]	1 0 b b b 1 1 1 1 1 0 R R R R R d d d d d d d d d d d d d d d		3 Note 3	3 Note 3	3 Note 3				×		
	reg2, [reg1]	1 0 b b b 1 1 1 1 1 0 R R R R R d d d d d d d d d d d d d d d		(adr, reg2))	3 Note 3	3 Note 3	3 Note 3				×	
CMOV	cccc, imm5, reg2, reg3	rrrr111111iiii wwwww011000cccc0		mm5)	1	1	1					
	cccc, reg1, reg2, reg3	rrrr111111RRRR R wwwww011001cccc0	if conditions are satisfied then GR[reg3] ← GR[reg1] else GR[reg3] ← GR[reg2]		1	1	1					
CMP	reg1, reg2	rrrrr001111RRRRR	$result \gets GR[reg2] - GR[reg1]$		1	1	1	×	×	×	×	
	imm5, reg2	rrrrr010011iiiii	$result \gets GR[reg2] - sign\text{-}extend$	d (imm5)	1	1	1	×	×	×	×	
CTRET		0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0			4	4	4	R	R	R	R	R
DBRET		0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0			4	4	4	R	R	R	R	R
DBTRAP					4	4	4					
DI		0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0	PSW.ID ← 1		1	1	1					

Mnemonic	Operands	Operands Opcode	Operation		Ever	ution (Clock	Flags						
WITHEITIOTIIC	Operands	Opcode	Operation	ŀ	i	r r		CY	ov	Flags	z	SAT		
DISPOSE	imm5, list12		sp ← sp + zero-extend (imm5 logically shift left GR[reg in list12] ← Load-memory (sp, Word) sp ← sp + 4 repeat 2 steps above until regs in list 12 is loade		n+1 Note 4	n+1	n+1 Note 4	UT	Οv	0	2			
	imm5, list12[reg1]	0000011001iiiiL LLLLLLLLRRRR Note 5	$\begin{array}{l} sp \leftarrow sp + zero\text{-extend (imm5 logically shift left I}\\ GR[reg in list12] \leftarrow Load-memory (sp, Word)\\ sp \leftarrow sp + 4\\ repeat 2 steps above until regs in list12 is loade\\ PC \leftarrow GR[reg1] \end{array}$		n+3 Note 4	n+3 Note 4	n+3 Note 4							
DIV	reg1, reg2, reg3	rrrrr111111RRRRR wwwww01011000000	GR[reg2] ← GR[reg2] ÷ GR[reg1] GR[reg3] ← GR[reg2]%GR[reg1]		35	35	35		×	×	×			
DIVH	reg1, reg2	rrrr000010RRRR	GR[reg2] ← GR[reg2] ÷ GR[reg1] Note (6	35	35	35		×	×	×			
	reg1, reg2, reg3	rrrr1111111RRRR wwwww01010000000	GR[reg2] ← GR[reg2] ÷ GR[reg1] Note 6 GR[reg3] ← GR[reg2]%GR[reg1]		35	35	35		×	×	×			
DIVHU	reg1, reg2, reg3	rrrr1111111RRRRR wwwww01010000010	GR[reg2] ← GR[reg2] ÷ GR[reg1] Note 6 GR[reg3] ← GR[reg2]%GR[reg1]		34	34	34		×	×	×			
DIVU	reg1, reg2, reg3	rrrrr111111RRRRR wwwww01010000010	GR[reg2] ← GR[reg2] ÷ GR[reg1] GR[reg3] ← GR[reg2]%GR[reg1]		34	34	34		×	×	×			
EI		1 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0	PSW.ID ← 0		1	1	1							
HALT		0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0	Stop		1	1	1							
HSW	reg2, reg3	rrrr11111100000 wwwww01101000100	GR[reg3] ← GR[reg2] (15:0) GR[reg2] (31:16)		1	1	1	×	0	×	×			
JARL	disp22, reg2	rrrrr11110ddddd ddddddddddddd	$GR[reg2] \leftarrow PC + 4$ $PC \leftarrow PC + sign-extend (disp22)$		3	3	3							
JMP	[reg1]	0 0 0 0 0 0 0 0 0 1 1 R R R R R	$PC \gets GR[reg1]$		4	4	4							
JR	disp22	0 0 0 0 0 1 1 1 1 0 d d d d d d d d d d d d d d d d d d 7 Note 7	$PC \leftarrow PC + sign-extend (disp22)$		3	3	3							
LD.B	disp16[reg1], reg2		adr ← GR[reg1] + sign-extend (disp16) GR[reg2] ← sign-extend (Load-memory (adr, By	yte))	1	1	Note 11							
LD.BU	disp16[reg1], reg2	rrrrr11110bRRRR dddddddddddd Notes 8, 10	$adr \leftarrow GR[reg1] + sign-extend (disp16) GR[reg2] \leftarrow zero (Load-memory (adr, Byte))$		1	1	Note 11							
LD.H	disp16[reg1], reg2	d d d d d d d d d d d d d d d	adr \leftarrow GR[reg1] + sign-extend (disp16) GR[reg2] \leftarrow sign-extend (Load-memory (adr, Halfword))		1	1	Note 11							
LDSR	reg2, regID	rrrr111111RRRR R	$SR[regID] \leftarrow GR[reg2]$ Other than regID =	PSW	1	1	1							
		0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0	regID = PSW		1	1	1	×	×	×	×	×		
LD.HU	disp16[reg1], reg2	ddddddddddddd	$\begin{array}{l} adr \leftarrow GR[reg1] + sign-extend (disp16) \\ GR[reg2] \leftarrow zero-extend (Load-memory (adr, Halfword)) \end{array}$		1	1	Note 11							

Maan	Onegotie	Oncerte		-	cution (Neel			Flam		(3/5
Mnemonic	Operands	Opcode	Operation	Exe	r cution	lock	CY	ov	Flags S	z	SA
LD.W	disp16[reg1], reg2	rrrrr111001RRRR dddddddddddd Note 8	adr ← GR[reg1] + sign-extend (disp16) GR[reg2] ← Load-memory (adr, Word)	1	1	Note 11	01		0	-	
MOV	reg1, reg2	rrrr000000RRRRR	GR[reg2] ← GR[reg1]	1	1	1					
	imm5, reg2	rrrrr010000iiiii	$GR[reg2] \leftarrow sign-extend (imm5)$	1	1	1					
	imm32, reg1	0 0 0 0 0 1 1 0 0 0 1 R R R R i i i i i i i i i i i i i i i i	GR[reg1] ← imm32	2	2	2					
MOVEA	imm16, reg1, reg2	rrrrr110001RRRRR iiiiiiiiiiiiiiiii	$GR[reg2] \leftarrow GR[reg1] + sign-extend (imm16)$	1	1	1					
MOVHI	imm16, reg1, reg2	rrrrrll00l0RRRRR iiiiiiiiiiiiiiiii	$GR[reg2] \leftarrow GR[reg1] + (imm16 \parallel 0^{16})$	1	1	1					
MUL	reg1, reg2, reg3	rrrr1111111RRRR R wwwww0100010000		1	2 Note 14	2					
	imm9, reg2, reg3	rrrrrlllllliiii wwwww01001IIII00 Note13	$GR[reg3] \parallel GR[reg2] \leftarrow GR[reg2] \times sign-extend (imm9)$	1	2 Note 14	2					
MULH	reg1, reg2	rrrr000111RRRR R	$GR[reg2] \gets GR[reg2] \textbf{Note} \textbf{6} \times GR[reg1] \textbf{Note} \textbf{6}$	1	1	2					
	imm5, reg2	rrrr010111iiii	$GR[reg2] \leftarrow GR[reg2] \textbf{ Note 6} \times sign-extend (imm5)$	1	1	2					
MULHI	imm16, reg1, reg2	rrrrrll0lllRRRRR iiiiiiiiiiiiiiiii	$GR[reg2] \gets GR[reg1] \text{ Note } 6 \times imm16$	1	1	2					
MULU	reg1, reg2, reg3	rrrrr1111111RRRRR wwwww01000100010		1	2 Note 14	2					
	imm9, reg2, reg3	rrrrr111111iiii wwwww01001IIII0 Note13	$GR[reg3]IGR[reg2] \leftarrow GR[reg2] \times zero-extend$ (imm9)	1	2 Note 14	2					
NOP		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Passes at least 1 cycle doing nothing.	1	1	1					
NOT	reg1, reg2	rrrr000001	$GR[reg2] \leftarrow NOT (GR[reg1])$	1	1	1		0	×	×	
NOT1	bit#3, disp16[reg1]	0 1 b b b 1 1 1 1 1 0 R R R R d d d d d d d d d d d d d d d	adr ← GR[reg1] + sign-extend (disp16) Z flag ← Not (Load-memory-bit (adr, bit#3)) Store-memory-bit (adr, bit#3, Z flag)	3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	rrrr1111111RRRRR 00000000011100010	adr ← GR[reg1] Z flag ← Not (Load-memory-bit (adr, reg2)) Store-memory-bit (adr, reg2, Z flag)	3 Note 3	3 Note 3	3 Note 3				×	
OR	reg1, reg2	rrrr001000RRRR R	$GR[reg2] \leftarrow GR[reg2] OR GR[reg1]$	1	1	1		0	×	×	
ORI	imm16, reg1, reg2	rrrr110100RRRR iiiiiiiiiiiiiiiiiii	$GR[reg2] \leftarrow GR[reg1] OR zero-extend (imm16)$	1	1	1		0	×	×	
PREPARE	list12, imm5	0 0 0 0 0 1 1 1 1 0 i i i i L LLLLLLLLL 0 0 0 0 1	Store-memory (sp-4, GR[reg in list12], Word) sp \leftarrow sp-4 repeat 1 steps above until regs in list12 is stored sp \leftarrow sp-zero-extend (imm5)	n+1 Note 4	n+1 Note 4	n+1 Note 4					
	list12, imm5, sp/imm ^{Note15}	0 0 0 0 0 1 1 1 1 0 i i i i i L L L L L L L L L L L f f 0 1 1 imm16/imm32 Note 16	$GR[reg in list12] \leftarrow Load-memory (sp, Word)$ $sp \leftarrow sp + 4$		n+2 Note 4 Note 17						

(4/	5)
-----	----

			[r							(4/5)
Mnemonic	Operands	Opcode	Operation	Exe	cution (Clock			Flags		
				i	r	I	CY	OV	S	Z	SAT
RETI		0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0		4	4	4	R	R	R	R	R
SAR	reg1, reg2	rrrr111111RRRR R 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0	$\label{eq:GR[reg2]} \leftarrow GR[reg2] \text{ arithmetically shift right by} \\ GR[reg1]$	1	1	1	×	0	×	×	
	imm5, reg2	rrrr010101iiii	$\label{eq:GR[reg2]} \leftarrow GR[reg2] \text{ arithmetically shift right by zero-extend (imm5)}$	1	1	1	×	0	×	×	
SASF	cccc, reg2	rrrr1111110cccc	if conditions are satisfied then GR[reg2] ← (GR[reg2] Logically shift left by 1) OR 00000001H else GR[reg2] ← (GR[reg2] Logically shift left by 1) OR 00000000H	1	1	1					
SATADD	reg1, reg2	rrrrr000110	$GR[reg2] \leftarrow saturated (GR[reg2] + GR[reg1])$	1	1	1	×	×	×	×	×
	imm5, reg2	rrrrr010001iiiii	$GR[reg2] \leftarrow saturated (GR[reg2] sign-extend (imm5))$	1	1	1	×	×	×	×	×
SATSUB	reg1, reg2	rrrrr000101RRRR R	$GR[reg2] \leftarrow saturated (GR[reg2] - GR[reg1])$	1	1	1	×	×	×	×	×
SATSUBI	imm16, reg1, reg2	rrrrrll0011RRRRR iiiiiiiiiiiiiiiii	$GR[reg2] \leftarrow saturated (GR[reg1] - sign-extend (imm16)$	1	1	1	×	×	×	×	×
SATSUBR	reg1, reg2	rrrrr000100RRRR	$GR[reg2] \leftarrow saturated (GR[reg1] - GR[reg2])$	1	1	1	×	×	×	×	×
SETF	cccc, reg2	rrrrrlllllll0cccc	if conditions are satisfied then GR[reg2] ← 00000001H else GR[reg2] ← 00000000H	1	1	1					
SET1	bit#3, disp16 [reg1]		adr ← GR[reg1] + sign-extend (disp16) Z flag ← Not (Load-memory-bit (adr, bit#3)) Store-memory-bit (adr, bit#3, 1)	3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	rrrrrllllllRRRRR 0000000011100000	adr ← GR[reg1] Z flag ← Not (Load-memory-bit (adr, reg2)) Store-memory-bit (adr, reg2, 1)	3 Note 3	3 Note 3	3 Note 3				×	
SHL	reg1, reg2	rrrrr111111RRRR R 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0	$GR[reg2] \leftarrow GR[reg2]$ logically shift left by $GR[reg1]$	1	1	1	×	0	×	×	
	imm5, reg2	rrrrr010110iiiii	$GR[reg2] \leftarrow GR[reg2]$ logically shift left by zero-extend (imm5)	1	1	1	×	0	×	×	
SHR	reg1, reg2	rrrr1111111RRRR R 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0	$GR[reg2] \leftarrow GR[reg2]$ logically shift right by $GR[reg1]$	1	1	1	×	0	×	×	
	imm5, reg2	rrrrr010100iiiii	$GR[reg2] \leftarrow GR[reg2]$ logically shift right by zero-extend (imm5)	1	1	1	×	0	×	×	
SLD.B	disp7[ep], reg2	rrrr0110dddddd	adr ← ep + zero-extend (disp7) GR[reg2] ← sign-extend (Load-memory (adr, Byte))	1	1	Note 9					
SLD.BU	disp4[ep], reg2	rrrrr0000110dddd Note18	adr ← ep + zero-extend (disp4) GR[reg2] ← zero-extend (Load-memory (adr, Byte))	1	1	Note 9					
SLD.H	disp8[ep], reg2	rrrrr1000dddddd Note 19	adr ← ep + zero-extend (disp8) GR[reg2] ← sign-extend (Load-memory (adr, Halfword))	1	1	Note 9					

											(5/5)
Mnemonic	Operands	Operands Opcode Opera	Operation	Exec	cution C	Clock	Flags				
				i	r	I	CY	OV	S	Z	SAT
SLD.HU	disp5[ep], reg2	rrrrr0000111dddd Notes 18, 20	adr ← ep + zero-extend (disp5) GR[reg2] ← zero-extend (Load-memory (adr, Halfword)	1	1	Note 9					
SLD.W	disp8[ep], reg2	rrrrr1010ddddd0 Note21	adr ← ep + zero-extend (disp8) GR[reg2] ← Load-memory (adr, Word)	1	1	Note 9					
SST.B	reg2, disp7[ep]	rrrrr0llldddddd	adr ← ep + zero-extend (disp7) Store-memory (adr, GR[reg2], Byte)	1	1	1					
SST.H	reg2, disp8[ep]	rrrrr1001dddddd Note 19	adr \leftarrow ep + zero-extend (disp8) Store-memory (adr, GR[reg2], Halfword)	1	1	1					
SST.W	reg2, disp8[ep]	rrrrr1010ddddd1 Note 21	adr ← ep + zero-extend (disp8) Store-memory (adr, GR[reg2], Word)	1	1	1					
ST.B	reg2, disp16 [reg1]		adr \leftarrow GR[reg1] + sign-extend (disp16) Store-memory (adr, GR[reg2], Byte)	1	1	1					
ST.H	reg2, disp16 [reg1]	rrrrrlll011RRRR dddddddddddddd Note 8	adr ← GR[reg1] + sign-extend (disp16) Store-memory (adr, GR[reg2], Halfword)	1	1	1					
ST.W	reg2, disp16 [reg1]		adr ← GR[reg1] + sign-extend (disp16) Store-memory (adr, GR[reg2], Word)	1	1	1					
STSR	regID, reg2	rrrr1111111RRRRR 0000000000100000	GR[reg2] ← SR[regID]	1	1	1					
SUB	reg1, reg2	rrrr001101RRRR R	$GR[reg2] \leftarrow GR[reg2] - GR[reg1]$	1	1	1	×	×	×	×	
SUBR	reg1, reg2	rrrr001100RRRR R	GR[reg2] ← GR[reg1] – GR[reg2]	1	1	1	×	×	×	×	
SWITCH	reg1	0 0 0 0 0 0 0 0 0 0 1 0 R R R R	adr \leftarrow (PC + 2) + GR[reg1] logically shift left by 1) PC \leftarrow (PC + 2) + (sign-extend (Load-memory (adr, Halfword)) logically shift left by 1	5	5	5					
SXB	reg1	0 0 0 0 0 0 0 0 0 1 0 1 R R R R R	GR[reg1] ← sign-extend (GR[reg1] (7:0))	1	1	1					
SXH	reg1	0 0 0 0 0 0 0 0 0 1 1 1 R R R R R	GR[reg1] ← sign-extend (GR[reg1] (15:0))	1	1	1					
TRAP	vector	0 0 0 0 0 1 1 1 1 1 1 1 i i i i i 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0	. ,	4	4	4					
TST	reg1, reg2	rrrr001011RRRR R	result ← GR[reg2] AND GR[reg1]	1	1	1		0	×	×	
TST1	bit#3, disp16 [reg1]		adr ← GR[reg1] + sign-extend (disp16) Z flag ← Not(Load-memory-bit(adr,bit#3))	3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	rrrr1111111RRRRR 00000000011100110	$adr \leftarrow GR[reg1]$ Z flag ← Not(Load-memory-bit(adr,reg2))	3 Note 3	3 Note 3	3 Note 3				×	
XOR	reg1, reg2	rrrrr001001RRRR R	GR[reg2] ← GR[reg2] XOR GR[reg1]	1	1	1		0	×	×	
XORI	imm16, reg1, reg2	rrrrrll0101RRRRR iiiiiiiiiiiiiiiiii	GR[reg2] ← GR[reg1] XOR zero-extend (imm16)	1	1	1		0	×	×	
ZXB	reg1	0 0 0 0 0 0 0 0 1 0 0 R R R R R	GR[reg1] ← zero-extend (GR[reg1] (7:0))	1	1	1					
ZXH	reg1	0 0 0 0 0 0 0 0 0 1 1 0 R R R R R	GR[reg1] ← zero-extend (GR[reg1] (15:0))	1	1	1					

- Notes 1. dddddddd is the higher 8 bits of disp9.
 - 2. 4 if there is an instruction to overwrite the contents of the PSW immediately before.
 - 3. If there is no wait state (3 + number of read access wait states)
 - 4. n is the total number of load registers in list12 (According to the number of wait states. If there are no wait states, n is the number of registers in list12. When n = 0, the operation is the same as n = 1.)
 - 5. RRRRR: Other than 00000
 - 6. Only the lower halfword of data is valid.
 - 7. ddddddddddddddddd is the higher 21 bits of disp22.
 - 8. dadadadadadad is the higher 15 bits of disp16.
 - 9. According to the number of wait states (1 if there are no wait states)
 - 10. b: Bit 0 of disp16
 - 11. According to the number of wait states (2 if there are no wait states)
 - 12. In this instruction, although the source register is regarded as reg2 for convenience of the mnemonic description, the reg1 field is used in the opcode. Therefore, the meanings of register specifications assigned in the mnemonic description and in the opcode differ from those in other instructions. rrrrr = regID specification
 - RRRRR = reg2 specification
 - **13.** iiii: Lower 5 bits of imm9
 - IIII: Higher 4 bits of imm9
 - 14. Shortened by 1 clock if reg2 = reg3 (lower 32 bits of result are not written to register) or reg3 = r0 (higher 32 bits of result are not written to register).
 - 15. sp/imm: Specify in bits 19 and 20 of sub-opcode.
 - **16.** ff = 00: Load sp in ep.
 - 01: Load sign-extended 16-bit immediate data (bits 47 to 32) in ep.
 - 10: Load 16-bit immediate data (bits 47 to 32) logically shifted 16 bits to the right in ep.
 - 11: Load 32-bit immediate data (bits 63 to 32) in ep.
 - 17. n + 3 clocks when imm = imm32
 - **18.** rrrrr: Other then 00000
 - 19. ddddddd is the higher 7 bits of disp8.
 - 20. dddd is the higher 4 bits of disp5.
 - 21. dddddd is the higher 6 bits of disp8.

 \star

2-frame continuous reception buffer register 1 4342-frame continuous transmission shift register 1 ... 437

[A]

asynchronous serial interface mode register 0 398
asynchronous serial interface mode register 10 429
asynchronous serial interface mode register 11 431
asynchronous serial interface status register 0 401
asynchronous serial interface status register 1 432
asynchronous serial interface transmission status
register 0 402
AVDD0, AVDD1
AVsso, AVss1
AWC

[B]

$(1, \dots, 1)$	101
basic configuration (timer 0)	
basic configuration (timer 1)	
basic configuration (timer 2)	
basic configuration (timer 3)	
basic configuration (timer 4)	
basic configuration of ports	
baud rate generator control register 0	
BCC	
BCT0, BCT1	
BCU	
BFCM00 to BFCM02	198
BFCM03, BFCM13	200
BFCM04, BFCM05	198
BFCM10 to BFCM12	198
BFCM14, BFCM15	198
block transfer mode	125
boundary operation conditions	101
BRG0	418
BRG1	454
BRG3	495
BRGC0	420
BSC	89
buffer registers CM00 to CM02	198
buffer registers CM03, CM13	200
buffer registers CM04, CM05	198
buffer registers CM10 to CM12	198
buffer registers CM14, CM15	198
bus access	
bus control function	82
bus control pins	82
bus control unit	33
bus cycle control register	
bus cycle type configuration registers 0, 1	87

bus cycle type control function	87
bus priority order	100
bus size configuration register	89
bus sizing function	89
bus width	90

[C]

capture/compare control register 0	295
capture/compare register 100	290
capture/compare register 101	291
capture/compare registers 30 and 31	358
cautions (CPU)	81
CC100	290
CC101 capture input selection register	299
CC101	291
CC10IC0, CC10IC1	146
CC2IC0 to CC2IC5	146
CC30 and CC31	358
CC3IC0, CC3IC1	146
CCR0	295
CCSTATE0, CCSTATE0H, CCSTATE0L	334
CG	33
chip area selection control registers 0, 1	84
chip select control function	84
CKC	173
CKSEL	47
CKSR0	419
CLKOUT	45
clock control register	173
clock generation function	170
clock generator	33
clock selection register 0	419
clocked serial interface clock selection registers	
0, 1	467
clocked serial interface initial transmission buffer	
registers 0, 1	475
clocked serial interface initial transmission buffer	
registers L0, L1	476
clocked serial interface mode registers 0, 1	465
clocked serial interface read-only reception buffer	
registers 0, 1	471
clocked serial interface read-only reception buffer	
registers L0, L1	472
clocked serial interface reception buffer registers	
0, 1	469
clocked serial interface reception buffer registers	
L0, L1	470

clocked serial interface transmission buffer register	
0, 1	. 473
clocked serial interface transmission buffer register	
L0, L1	. 474
clocked serial interfaces 0, 1	. 461
CM000 to CM002	. 197
CM003, CM013	. 198
CM004, CM005	. 198
CM00IC1, CM01IC1, CM02IC1	. 146
CM010 to CM012	. 197
CM014, CM015	. 198
CM03IC0, CM03IC1	. 146
CM04IC0, CM05IC0, CM04IC1, CM05IC1	. 146
CM100	. 289
CM101	. 289
CM10IC0, CM10IC1	. 146
CM4	. 385
CM4IC0	. 146
CMSE050	. 328
CMSE120	. 329
CMSE340	. 331
command register	. 180
communication mode	. 590
compare register 100	. 289
compare register 101	. 289
compare register 4	. 385
compare registers 000 to 002	. 197
compare registers 003, 013	. 198
compare registers 004, 005	. 198
compare registers 010 to 012	. 197
compare registers 014, 015	. 198
continuous transmission operation (UART0)	. 409
continuous transmission operation (UART1)	. 443
conversion time	. 532
CPU address space	60
CPU register set	54
CPU	33
CSC0, CSC1	84
CSCE0	. 336
CSE0, CSE0H, CSE0L	. 322
CSI0, CSI1	. 461
CSIC0, CSIC1	. 467
CSIIC0, CSIIC1	. 146
CSIM0, CSIM1	. 465
CSL10	. 299
CVPEn0 (n = 1 to 4)	. 319
CVSE00	. 319
CVSE50	. 320

CVSEn0 (n = 1 to 4)	319
CVss	

Г	D1
•	_

DADC0 to DADC3	114
data space62	2, 69, 101
data wait control registers 0, 1	
DBC0 to DBC3	113
DCHC0 to DCHC3	116
DDA0H to DDA3H	111
DDA0L to DDA3L	112
DDIS	117
dead-time timer reload registers 0, 1	197
dead-time timers 00 to 02, 10 to 12	197
debug trap	
dedicated baud rate generator 0	418
dedicated baud rate generator 1	454
dedicated baud rate generator 3	495
description of pin functions	41
DETIC0, DETIC1	146
differential linearity error	531
direct mode	. 171, 177
DMA addressing control registers 0 to 3	114
DMA bus states	121
DMA channel control registers 0 to 3	116
DMA channel priorities	128
DMA controller	33, 107
DMA destination address registers 0H to 3H	111
DMA destination address registers 0L to 3L.	
DMA disable status register	117
DMA functions	
DMA restart register	117
DMA source address registers 0H to 3H	109
DMA source address registers 0L to 3L	
DMA transfer count registers 0 to 3	
DMA transfer end	
DMA transfer start factors	129
DMA trigger factor registers 0 to 3	118
DMAC bus cycle state transition	
DMAC	33
DMAIC0 to DMAIC3	
DRST	
DSA0H to DSA3H	109
DSA0L to DSA3L	
DTFR0 to DTFR3	
DTM00 to DTM02	
DTM10 to DTM12	
DTRR0, DTRR1	
,	

DWC0, DWC1	ç	96
------------	---	----

[E]

-	
ECR	56
edge detection function	138
element pointer	55
EP	161
ESO0, ESO1	41
exception status flag	
exception trap	162
external bus cycles during DMA transfer	127
external interrupt mode register 0	138
external interrupt mode registers 1, 2	152
external memory area	67
external memory expansion	68
external wait function	

[F]

56, 571
587
129
130
531
191
284
313
355
382

[G]

general-purpose registers	55
general-purpose timer mode	
global pointer	55

[H]

HALT mode 177, 183
how to read A/D converter characteristics table 529

[I]

ID	151
IDLE mode	177, 185
idle state insertion function	99
illegal opcode definition	162
image	61
IMR0 to IMR3	143
initialization	578
input clock selection	171
in-service priority register	150

INTC	33
integral linearity error	532
internal block diagram	32
internal flash memory area	64
internal RAM area	66
internal ROM area	64
internal units	33
interrupt control register	146
interrupt controller	33
interrupt mask registers 0 to 3	149
interrupt response time	
interrupt source register	56
interrupt trigger mode selection	151
interrupt/exception processing function	131
interrupt/exception source list	132
interrupt/exception table	
INTM0	138
INTM1, INTM2	
INTP0 to INTP4	41
INTP100, INTP101	42
INTP20 to INTP25	43
INTP30, INTP31	43
introduction	25
ISPR	150
ITRG0, ITRG1	509

[L]

link pointer	55
list of pin functions	35
lock register	176
LOCKR	176
LWR	46

[M]

maskable interrupt status flag	151
maskable interrupts	139
MEMC	33
memory access control function	102
memory block function	83
memory controller	33
memory map	63
MODE0, MODE1	48
multiple interrupt servicing control	

[N]

next address setting function1	28
NMI	41
noise eliminator5	66

non-maskable interrupt status flag	138
non-maskable interrupt	134
NP	138
NRC10	568
NRC3	569
number of access clocks	88

[0]

OCTLE0, OCTLE0H, OCTLE0L	327
ODELE0, ODELE0H, ODELE0L	335
on-chip peripheral I/O area	67
on-chip peripheral I/O register	71
operation in A/D trigger mode	519
operation in A/D trigger polling mode	
operation in external trigger mode	525
operation in timer trigger mode	523
operation mode specification	59
operation modes and trigger modes	516
operation modes	58
ordering information	28
overall error	529

[P]

P0549
P00 to P05
P0IC0 to P0IC4146
P1550
P10 to P12
P2552
P20 to P27
P3554
P30 to P34
P4556
P40 to P4245
PC
PCM
PCM0, PCM1
PCT
PCT0, PCT1, PCT4, PCT646
PDH558
PDH0 to PDH5 47
PDL
PDL0 to PDL15
periods in which interrupts are not acknowledged. 169
peripheral command register 172
peripheral status register 175
PFC1
PFC2

PFC3
PHCMD 172
PHS 175
pin configuration29
pin I/O circuits52
pin status 40
PLL lockup176
PLL mode 171, 177
PM1
PM2
PM3554
PM4557
PMC1
PMC2
PMC3
PMC4
PMCCM
PMCCT
PMCDH
PMCDL
PMCM
PMCT
PMDH559
PMDL
POER0, POER1
port 0
port 1 function control register
port 1 mode control register
port 1 mode register
port 1
port 2 function control register
port 2 mode control register
port 2 mode control register
port 2 mode register
port 2 mode register
port 2 mode register
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555port 3 mode register554
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555port 3 mode register554port 3554
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555port 3 mode register554port 3554port 4 mode control register557
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555port 3 mode register554port 3554port 4 mode control register557port 4 mode register557
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555port 3 mode register554port 3554port 4 mode control register557port 4 mode register557port 4556
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555port 3 mode register554port 3554port 4 mode control register557port 4 mode register557port 4 mode control register557port 4 mode register557port 4 mode register557port 4 mode register556port CM mode control register565
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555port 3 mode register554port 3554port 4 mode control register557port 4 mode register557port 4 mode register556port CM mode control register565port CM mode register565
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555port 3 mode register554port 3554port 4 mode control register557port 4 mode register557port 4556port 4556port CM mode control register565port CM mode register565port CM564
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555port 3 mode register554port 3554port 4 mode control register557port 4 mode register557port 4 mode control register556port CM mode control register565port CM mode control register565port CM mode control register563
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555port 3 mode register554port 3554port 4 mode control register557port 4 mode register557port 4 mode register556port CM mode control register565port CM mode register565port CM mode register565port CT mode control register563port CT mode register563
port 2 mode register552port 2552port 3 function control register555port 3 mode control register555port 3 mode register554port 3554port 4 mode control register557port 4 mode register557port 4 mode control register556port CM mode control register565port CM mode control register565port CM mode control register563

port DH mode register	558
port DH	558
port DL mode control register	561
port DL mode register	561
port DL	560
port functions	549
ports	34
power save control register	181
power save control	177
power save mode register	180
PRCMD	180
precautions (DMA)	130
precautions (timer 3)	381
precautions (timer 4)	390
precautions (UART0)	425
precautions on operation (A/D converter)	527
prescaler compare register 1	
prescaler compare register 3	
prescaler mode register 1	
prescaler mode register 10	
prescaler mode register 3	
priorities of maskable interrupts	
PRM01	
PRM02	
PRM03	
PRM10	
program counter	
program register set	
program registers	
program space	
program status word	
programmable wait function	
programming environment	
PRSCM1	
PRSCM3	
PRSM1	
PRSM3	
PSC	
PSMR	
PSTO0, PSTO1	
PSW	
PWM mode 0	
PWM mode 1	
PWM mode 2	
PWM indue 2 PWM output enable registers 0, 1	
· ••••••••••••••••••••••••••••••••••••	211
PWM software timing output registers 0, 1	

[Q]

quantization error530	
-----------------------	--

r0 to r31	55
RAM	33
RD	46
real-time pulse unit	34, 191
reception buffer register 0	
reception buffer register L1	434
reception error (UART0)	414
reception error (UART1)	
reception operation (UART0)	413
reception operation (UART1)	
recommended use of address space	69
REGC	586
REGIN	49
REGOUT	49
regulator	
regulator control register	
repeat transfer mode	
reset function	573
RESET	48
resolution	
right-left asymmetric waveform control	239
right-left symmetric waveform control	227
ROM	33
ROMless mode	58
RPU	34
RVDD	49
RXB0	
RXB1	
RXBL1	
RXD0, RXD1	44

[S]

sampling time	532
sawtooth wave modulation	261
<u>SCK0</u>	45
SCK1	44
securing oscillation stabilization time	
SEIC0	146
serial I/O shift registers 0, 1	477
serial I/O shift registers L0, L1	478
serial interface	
SESA10	153, 296
SESC	155, 365
SESE0, SESE0H, SESE0L	323
SI0	45

SI1	
signal edge selection register 10	153, 296
single transfer mode	123, 479
single-chip mode	
single-step transfer mode	125
SIO	
SIO0, SIO1	477
SIOL0, SIOL1	478
SIRB0, SIRB1	469
SIRBE0, SIRBE1	471
SIRBEL0, SIRBEL1	472
SIRBL0, SIRBL1	470
SO0	45
SO1	
software exception	159
software STOP mode	
SOTB0, SOTB1	473
SOTBF0, SOTBF1	475
SOTBFL0, SOTBFL1	476
SOTBL0, SOTBL1	474
SPEC0, SPEC1	224
specific registers	
SRAM, external ROM, external I/O access	103
SRAM, external ROM, external I/O interface.	102
SRIC0, SRIC1	146
stack pointer	55
status register 0	299
STATUS0	
STIC0, STIC1	146
STOPTE0, STOPTE0H, STOPTE0L	321
supplementary description of internal operation	on
(timer 1)	310
synchronous mode	449
system register set	56, 58
system wait control register	81

[T]

TBC	190
TBSTATE0, TBSTATE0H, TBSTATE0L	333
TCLR10	
TCLR2, TCLR3	
TCRE0, TCRE0H, TCRE0L	324
TCUD10	
text pointer	55
TI2, TI3	
time base counter	190
timer 0 clock selection register	201
timer 0	191

timer 1/timer 2 clock selection register
timer 10 noise elimination time selection register 568
timer 10 287
timer 2 capture/compare 1 to 4 status
registers 0, 0H, 0L
timer 2 clock stop registers 0, 0H, 0L
timer 2 count clock/control edge selection
C C
registers 0, 0H, 0L
timer 2 input filter mode registers 0 to 5 156, 157
timer 2 output control registers 0, 0H, 0L 327
timer 2 output delay registers 0, 0H, 0L 335
timer 2 software event capture register
timer 2 sub-channel 0 capture/compare register 319
timer 2 sub-channel 0, 5 capture/compare control
register
timer 2 sub-channel 1, 2 capture/compare control
register
timer 2 sub-channel 3, 4 capture/compare control
register
timer 2 sub-channel 5 capture/compare register 320
timer 2 sub-channel input event edge selection
registers 0, 0H, 0L
timer 2 sub-channel n main capture/compare
register (n = 1 to 4)
timer 2 sub-channel n sub capture/compare
register (n = 1 to 4)
timer 2 time base control registers 0, 0H, 0L 324
-
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L
timer 2 time base status registers 0, 0H, 0L

TIUD10
TM00, TM01 196
TM0IC0, TM0IC1
TM10
TM20, TM21
TM2IC0, TM2IC1
TM3
TM3IC0 146
TM4
TMC00, TMC01
TMC10
TMC30
TMC31
TMC4
TMIC0
TO000 to TO005
TO010 to TO015
TO10
TO21 to TO24
TO3
TO3OFF
TO3C
TOMR write enable registers 0, 1
TOMR0, TOMR1
transfer mode 123
transfer object 127
transfer type and transfer object 127
transfer types 126
transmission buffer register 0
transmission operation (UART0) 407
transmission operation (UART1) 441
transmission shift register L1
triangular wave modulation 239, 227
TUC00, TUC01
TUM0
two-cycle transfer 126
TXB0
TXD0, TXD1
TXS1
TXSL1
types of pin I/O circuit and connection of unused
pins

[U]

UART0	395
UART1	426
UDC mode A	300
UDC mode B	300

UDC mode	287
up/down counter mode	287
UWR	46

[V]

valid edge selection register	155, 365
VDD	48
Vss	48
Vss3	49
VSWC	81

[W]

wait function	96
WAIT	45
wrap-around of CPU address space	62
writing by flash programmer	587

[X]

X1, X2	48
χ_1, χ_2	

[Z]

zero register	55
zero-scale error	530

APPENDIX E REVISION HISTORY

 \star

The following table shows the revision history up to this edition. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.

dition	Major Revision from Previous Edition	Applied to:
2nd	Change of description on memory space in 1.2 Features	CHAPTER 1 INTRODUCTION
	Change of description on regulator in 1.2 Features	
	Deletion of Note in 1.4 Ordering Information	
	Change of ASTB (PCT6) pin status in 2.2 Pin Status	CHAPTER 2 PIN
	Change of I/O circuit type from 5-K to 5-AC in 2.4 Types of Pin I/O Circuits and Connection of Unused Pins	FUNCTIONS
	Change of I/O circuit type from 5-K to 5-AC in 2.5 Pin I/O Circuits	
	Modification of Figure 3-3 Memory Map	CHAPTER 3 CPU
	Addition and deletion of description in 3.4.5 (2) Internal RAM area	FUNCTION
	Modification of description in 3.4.5 (4) External memory area	
	Deletion of description in 3.4.7 (1) Program space	
	Deletion of part of description in example of wrap-around application in 3.4.7 (2) Data space	
	Modification of Figure 3-5 Recommended Memory Map	
	Addition and modification of description in 3.4.8 Peripheral I/O registers	
	Addition and modification of description in 3.4.10 System wait control register (VSWC)	
	Addition and modification of description in 4.2.1 Pin status during internal ROM, internal RAM, and peripheral I/O access	CHAPTER 4 BUS CONTROL
	Addition and modification of description in 4.3 Memory Block Function	FUNCTION
	Addition of 4.3.1 Chip select control function	
	Addition of description in 4.4.1 (1) Bus cycle type configuration registers 0, 1 (BCT0, BCT1)	
	Addition of indication of Note in 4.5.1 Number of access clocks	
	Addition of 4.5.2 Bus sizing function	
	Addition of description in 4.6.1 (1) Data wait control registers 0, 1 (DWC0, DWC1)	
	Addition of description in 4.6.1 (2) Address wait control register (AWC)	
	Change of timing in Figure 4-2 Example of Wait Insertion	
	Addition of description in 4.7 (1) Bus cycle control register (BCC)	
	Addition of description in 6.3.3 DMA byte count registers 0 to 3 (DBC0 to DBC3)	CHAPTER 6 DM
	Change of description when DS1, DS0 bits = 1, 0 in 6.3.4 DMA addressing control registers 0 to 3 (DADC0 to DADC3)	FUNCTIONS (DMA CONTROLLER)
	Addition of Cautions in 6.3.5 DMA channel control registers 0 to 3 (DCHC0 to DCHC3)	
	Change of description on bit that can be manipulated in 6.3.6 DMA disable status register (DDIS)	
	Change of description on bit that can be manipulated in 6.3.7 DMA restart register (DRST)	
	Addition of description in 6.5.1 Single transfer mode	
	Addition of description in 6.5.2 Single-step transfer mode	
	Change of transfer status when transfer object is in internal RAM in Table 6-1 Relationship Between Transfer Type and Transfer Object	
	Addition of Caution in 6.8 DMA Channel Priorities	

Edition	Major Revision from Previous Edition	Applied to:
2nd	Addition of generating source of CC10IC1 register in Table 7-1 Interrupt/Exception Source List	CHAPTER 7 INTERRUPT/EXCEP TION PROCESSING FUNCTION
	Change of description in Figure 7-2 Acknowledging Non-Maskable Interrupt Request	
	Addition of Caution and change of description in 7.3.8 (2) Signal edge selection register 10 (SESA10)	
	Addition of Caution in 7.3.8 (3) Valid edge selection register (SESC)	
	Addition and change of description in 7.3.8 (4) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)	
	Modification of description in 7.8 Periods in Which Interrupts Are Not Acknowledged	
	Change of description on bits that can be manipulated and data setting sequences to CKC in 8.3.4 Clock control register (CKC)	CHAPTER 8 CLOCK
	Modification of Note in Figure 8-1 Power Save Mode State Transition Diagram	GENERATION
	Modification of operation status of ASTB in Table 8-4 Operation Status in IDLE Mode	FUNCTION
	Addition and modification of description in 8.5.4 (2) Release of IDLE mode	
	Change of operation status of ASTB in Table 8-6 Operation Status in Software STOP Mode	
	Addition and modification of description in 8.5.5 (2) Release of software STOP mode	
	Addition and modification of description and change of timing chart in 8.6.1 (1) Securing the time using an on-chip time base counter	
	Modification of timing chart in 8.6.1 (2) Securing the time according to the signal level width (RESET pin input)	
	Addition of a table in 9.1.2 Function overview (timer 0)	CHAPTER 9
	Addition of Caution in Table 9-2 Operation Modes of Timer 0	TIMER/COUNTER
	Addition and modification of description in 9.1.5 (3) Timer unit control registers 00, 01 (TUC00, TUC01)	FUNCTION (REAL- TIME PULSE UNIT)
	Modification of description in 9.1.5 (4) Timer output mode registers 0, 1 (TOMR0, TOMR1)	
	Addition and modification of description in 9.1.5 (6) PWM software timing output registers 0, 1 (PST00, PST01) and addition of Figures 9-9 to 9-14	
	Addition of Remark in 9.1.6 Operation	
	Addition of Remark in 9.1.6 (2) PWM mode 0: Triangular wave modulation (right-left symmetric waveform control) [Output waveform width in respect to set value]	
	Addition of Remark in 9.1.6 (3) PWM mode 1: Triangular wave modulation (right-left asymmetric waveform control) [Output waveform width in respect to set value]	
	Addition of Remark in 9.1.6 (4) PWM mode 2: Sawtooth wave modulation [Output waveform width in respect to set value]	
	Addition of Remark in Figure 9-30 TM0CEn Bit Write and TM0n Timer Operation Timing	
	Change of description in 9.2.2 Function overview (timer 1)	
	Change of description in Table 9-5 Timer 1 Configuration List	
	Modification of Figure 9-45 Block Diagram of Timer 1	
	Modification of description in 9.2.4 (1) Timer 1/timer 2 clock selection register (PRM02)	
	Addition of description in 9.2.4 (3) Timer control register 10 (TMC10)	
	Modification of description in 9.2.4 (5) Signal edge selection register 10 (SESA10)	
	Change of description in Figure 9-46 TM10 Block Diagram (During PWM Output Operation)	
	Change of description in 9.3.2 Function overview (timer 2)	
	Change of description in Table 9-9 Timer 2 Configuration List	
	Addition of Table 9-10 Capture/Compare Operation Sources	
	Addition of Table 9-11 Output Level Sources During Timer Output	
	Change of description in Figure 9-62 Block Diagram of Timer 2	

Edition	Major Revision from Previous Edition	Applied to:
2nd	Modification of description in 9.3.4 (1) Timer 1/timer 2 clock selection register (PRM02)	CHAPTER 9 TIMER/COUNTER FUNCTION (REAL- TIME PULSE UNIT CHAPTER 10 SERIAL INTERFACE FUNCTION
	Modification of description in 9.3.4 (2) Timer 2 clock stop register 0 (STOPTE0)	
	Addition of Caution and modification in 9.3.4 (5) Timer 2 time base control register 0 (TCRE0)	
	Addition of Note and deletion of Caution in Figure 9-95 Cycle Measurement Operation Timing Example	
	Modification of description in Figure 9-97 Example of Timing During TM4 Operation	
	Modification of Caution in 10.2.3 (1) Asynchronous serial interface mode register 0 (ASIMO)	
	Change of description on bits that can be manipulated in 10.2.3 (2) Asynchronous serial interface status register 0 (ASIS0)	
	Addition of Caution and modification of description in 10.2.3 (3) Asynchronous serial interface transmission status register 0 (ASIF0)	
	Change of description on bits that can be manipulated in 10.2.3 (4) Reception buffer register (RXB0)	
	Change of description on bits that can be manipulated in 10.2.3 (5) Transmission buffer register 0 (TXB0)	
	Addition and modification of description in 10.2.5 (3) Continuous transmission operation	
	Addition of Figure 10-5 Continuous Transmission Processing Flow	1
	Addition of Note and change of description in table in Figure 10-6 Continuous Transmission Starting Procedure	
	Change of description of table in Figure 10-7 Continuous Transmission End Procedure	
	Addition of Cautions in Figure 10-8 Asynchronous Serial Interface Reception Completion Interrupt Timing	
	Change of description on bits that can be manipulated and addition of Caution in 10.2.6 (2) (a) Clock select register 0 (CKSR0)	
	Change of description on bits that can be manipulated in 10.2.6 (2) (b) Baud rate generator control register 0 (BRGC0)	
	Addition of (2) in 10.2.7 Cautions	
	Change of description on bits that can be manipulated in 10.3.3 (4) 2-frame continuous reception buffer register 1 (RXB1)/reception buffer register L1 (RXBL1)	
	Addition of Caution in 10.3.4 (1) Reception completion interrupt (INTSR1)	
	Addition of 10.3.5 (3) Continuous transmission of 3 or more frames	
	Change of description on bits that can be manipulated in 10.3.7 (2) (c) Prescaler compare register 1 (PRSCM1)	
	Addition of 10.3.7 (3) Allowable baud rate range during reception	
	Addition of 10.3.7 (4) Transfer rate in 2-frame continuous reception	
	Change of description on bits that can be manipulated in 10.4.3 (4) Clocked serial interface reception buffer registers L0, L1 (SIRBL0, SIRBL1)	
	Change of description on bits that can be manipulated in 10.4.3 (6) Clocked serial interface read-only reception buffer registers L0, L1 (SIRBEL0, SIRBEL1)	
	Change of description on bits that can be manipulated in 10.4.3 (8) Clocked serial interface transmission buffer registers L0, L1 (SOTBL0, SOTBL1)	
	Change of description on bits that can be manipulated in 10.4.3 (10) Clocked serial interface initial transmission buffer registers L0, L1 (SOTBFL0, SOTBFL1)	
	Change of description on bits that can be manipulated in 10.4.3 (12) Serial I/O shift registers L0, L1 (SIOL0, SIOL1)	
	Modification of caution description in 10.4.6 (2) (b) Prescaler mode register 3 (PRSM3)	
	Change of description on bits that can be manipulated and Caution in 10.4.6 (2) (c) Prescaler	

Edition	Major Revision from Previous Edition	(4/ Applied to:
2nd		CHAPTER 11 A/D CONVERTER
	Addition of Caution in 11.4 (1) A/D scan mode registers 00 and 10 (ADSCM00, ASDSCM10) Change of description on bits that can be manipulated and change of explanation of FR2 to FR0 bits in 11.4 (2) A/D scan mode registers 01 and 11 (ADSCM01, ADSCM11)	
	bits in 11.4 (2) A/D scan mode registers 01 and 11 (ADSCM01, ADSCM11)	
	Addition of 11.11.6 Timing that makes the A/D conversion result undefined	
	Addition of 11.12 How to Read A/D Converter Characteristics Table	
	Modification of description in 12.2 (1) Functions of each port	CHAPTER 12 PORT FUNCTIONS
	Modification of Figure 12-4 Type D Block Diagram	
	Modification of Figure 12-7 Type G Block Diagram	
	Modification of Figure 12-8 Type H Block Diagram	
	Modification of Figure 12-13 Type M Block Diagram	
	Addition of Figure 12-14 Type N Block Diagram	
	Change of description in 12.3.6 (1) Operation in control mode	
	Modification of Figure 12-15 Example of Noise Elimination Timing	
	Addition of Caution and change of description in 12.4.3 (1) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)	
	Addition of 13.2 (2) <1> Reset circuit and <2> Reset timing	CHAPTER 13 RESET FUNCTION
	Addition of item and change of description in Table 13-2 Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset	
	Modification of description in 14.1 Features	CHAPTER 14
	Addition and modification of description in 14.2 Functional Outline	REGULATOR
	Modification of Figure 14-1 Example of Connection When Using N-ch Transistor	
	Addition of Figure 14-2 Mount Pad Dimensions When Mounted on 2SD1950 (VL Standard Product) (Glass Epoxy Board) (Unit: mm)	
	Addition of Figure 14-3 Connection When Using External Regulator	
	Addition and modification of description in Caution in 14.4 (1) Regulator control register (REGC)	
	Addition of Caution in 15.2 Writing Using Flash Programmer	CHAPTER 15 FLASH MEMORY (µPD70F3114) APPENDIX B INSTRUCTION SET LIST
	Addition of description in 15.2 (2) Off-board programming	
	Modification of description in 15.3 Programming Environment	
	Change of description in 15.4 (1) UARTO	
	Change of description in 15.4 (2) CSI0	
	Change of description in 15.4 (3) Handshake-supported CSI communication	
	Modification of description in 15.5.8 Power supply	
	Change of description in B.2 Instruction Set (Alphabetical Order)	
3rd	Addition of 100-pin plastic QFP (14 \times 20) package	Throughout
	Addition of Table 1-2 Differences Between V850E/IA1 and V850E/IA2 Register Setting Values	CHAPTER 1 INTRODUCTION
	Modification of description in 4.2.1 Pin status during internal ROM, internal RAM, and on- chip peripheral I/O access	CHAPTER 4 BUS CONTROL FUNCTION
	Addition of Caution to 4.3.1 (1) Chip area select control registers 0, 1 (CSC0, CSC1)	
	Modification and deletion of description in 4.9.1 Program space	
	Addition of description to 6.3.1 (1) DMA source address registers 0H to 3H (DSA0H to DSA3H)	CHAPTER 6 DM/ FUNCTIONS (DM/ CONTROLLER)
	Addition of description to 6.3.2 (1) DMA destination address registers 0H to 3H (DDA0H to	

ition	Major Revision from Previous Edition	Applied to:
3rd	Addition of description and Caution to 6.3.4 DMA addressing control registers 0 to 3 (DADC0 to DADC3)	CHAPTER 6 DMA FUNCTIONS (DMA
	Addition of description and Caution to and modification of bit description in 6.3.5 DMA channel control registers 0 to 3 (DCHC0 to DCHC3)	CONTROLLER)
	Addition of description to 6.3.6 DMA disable status register (DDIS)	
	Addition of description to 6.3.7 DMA restart register (DRST)	
	Addition of Caution to 6.6.1 Two-cycle transfer	
	Addition of description to Remark in 6.13 Forcible Termination	
	Modification of description in 6.14 (3) Times related to DMA transfer	
	Addition of Caution to 7.3.4 Interrupt control register (xxICn)	CHAPTER 7
	Addition of Caution to 7.3.6 In-service priority register (ISPR)	INTERRUPT/EXCE
	Modification of description in Figure 7-14 Pipeline Operation at Interrupt Request Acknowledgement (Outline)	TION PROCESSIN FUNCTION
	Modification of description in Table 9-2 Operation Modes of Timer 0	CHAPTER 9
	Modification of description in Table 9-4 Operation Modes of Timer 0 (TM0n)	TIMER/COUNTER
	Modification of description in Remark in 9.1.6 (2) PWM mode 0: Triangular wave modulation (right-left symmetric waveform control)	FUNCTION (REAL TIME PULSE UNIT
	Modification of Figures 9-15, 9-17 to 9-20, 9-22 to 9-30, and 9-32 to 9-35	
	Modification of maximum transfer rate in 10.2.1 Features	CHAPTER 10
	Addition of description to Table 10-3 Baud Rate Generator Setting Data	SERIAL INTERFA
	Addition of Caution to 12.2 (1) Functions of each port	CHAPTER 12 PORT FUNCTIONS
	Addition of description to 15.2 (2) Off-board programming	CHAPTER 15 FLASH MEMORY (µPD70F3114)
	Addition of CHAPTER 16 ELECTRICAL SPECIFICATIONS	CHAPTER 16 ELECTRICAL SPECIFICATIONS
	Addition of CHAPTER 17 PACKAGE DRAWINGS	CHAPTER 17 PACKAGE DRAWINGS
	Addition of CHAPTER 18 RECOMMENDED SOLDERING CONDITIONS	CHAPTER 18 RECOMMENDED SOLDERING CONDITIONS
	Addition of APPENDIX A NOTES ON TARGET SYSTEM DESIGN	APPENDIX A NOTES ON TARG SYSTEM DESIGN
	Modification of description in C.2 Instruction Set (Alphabetical Order)	APPENDIX C INSTRUCTION SE LIST
	Addition of APPENDIX D INDEX	APPENDIX D INDEX
	Addition of APPENDIX E REVISION HISTORY	APPENDIX E REVISION HISTOI