Low Skew, ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

GENERAL DESCRIPTION



The ICS87946I-01 is a low skew, ÷1, ÷2 Clock Generator and a member of the HiPerClockS[™] family of High Performance Clock Solutions from ICS. The ICS87946I-01 has one LVPECL clock input pair. The PCLK, nPCLK pair can accept

LVPECL, CML, or SSTL input levels. The low impedance LVCMOS/LVTTL outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 10 to 20 by utilizing the ability of the outputs to drive two series terminated lines.


The divide select inputs, DIV_SELx, control the output frequency of each bank. The outputs can be utilized in the $\div 1$, $\div 2$ or a combination of $\div 1$ and $\div 2$ modes. The master reset input, MR/nOE, resets the internal frequency dividers and also controls the active and high impedance states of all outputs.

The ICS87946I-01 is characterized at 3.3V core/3.3V output and 3.3V core/2.5V output. Guaranteed bank, output and part-to-part skew characteristics make the ICS87946I-01 ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- 10 single ended LVCMOS/LVTTL outputs,
 7Ω typical output impedance
- · LVPECL clock input pair
- PCLK, nPCLK supports the following input levels: LVPECL, CML, SSTL
- Maximum input frequency: 250MHz
- Output skew: 120ps (maximum)
- Part-to-part skew: 700ps (maximum)
- Multiple frequency skew: 320ps (maximum)
- 3.3V core, 3.3V or 2.5V output supply modes
- -40°C to 85°C ambient operating temperature

BLOCK DIAGRAM



PIN ASSIGNMENT



32-Lead LQFP7mm x 7mm x 1.4mm package body **Y Package**Top View

Low Skew, ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1	nc	Unused		No connect.
2	V _{DD}	Power		Core supply pin.
3	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
4	nPCLK	Input	Pullup	Inverting differential LVPECL clock input.
5	DIV_SELA	Input	Pulldown	Controls frequency division for Bank A outputs. LVCMOS / LVTTL interface levels.
6	DIV_SELB	Input	Pulldown	Controls frequency division for Bank B outputs. LVCMOS / LVTTL interface levels.
7	DIV_SELC	Input	Pulldown	Controls frequency division for Bank C outputs. LVCMOS / LVTTL interface levels.
8, 11, 15, 20, 24, 27, 31	GND	Power		Power supply ground.
9, 13, 17	$V_{\scriptscriptstyle DDC}$	Power		Output supply pins for Bank C outputs.
10, 12, 14, 16	QC0, QC1, QC2, QC3	Output		Bank C outputs. LVCMOS / LVTTL interface levels. 7Ω typical output impedance.
18, 22	$V_{_{\mathrm{DDB}}}$	Power		Output supply pins for Bank B outputs.
19, 21, 23	QB2, QB1, QB0	Output		Bank B outputs. LVCMOS / LVTTL interface levels. 7Ω typical output impedance.
25, 29	$V_{\scriptscriptstyle DDA}$	Power		Output supply pins for Bank A outputs.
26, 28, 30	QA2, QA1, QA02,	Output		Bank A outputs. LVCMOS / LVTTL interface levels. 7Ω typical output impedance.
32	MR/nOE	Input	Pulldown	Active HIGH Master Reset. Active LOW Output Enable. When logic HIGH, the internal dividers are reset and the outputs are tri-stated (HiZ). When logic LOW, the internal dividers and the outputs are enabled. LVCMOS / LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ
C _{PD}	Power Dissipation Capacitance (per output); NOTE 1	$V_{DD}, V_{DDx} = 3.465V$			23	pF
R _{OUT}	Output Impedance		5	7	12	Ω

NOTE 1: V_{DDx} denotes V_{DDA} , V_{DDB} , V_{DDC} .

TABLE 3. FUNCTION TABLE

	Inputs				Outputs	
MR/nOE	DIV_SELA	DIV_SELB	DIV_SELC	QA0:QA2	QB0:QB2	QC0:QC3
1	Х	Х	Х	Hi Z	Hi Z	Hi Z
0	0	Х	Х	fIN/1	Active	Active
0	1	Х	Х	fIN/2	Active	Active
0	Х	0	Х	Active	fIN/1	Active
0	X	1	Х	Active	fIN/2	Active
0	Х	Х	0	Active	Active	fIN/1
0	X	Х	1	Active	Active	fIN/2



LOW SKEW, ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 4.6V

Inputs, V_I -0.5V to V_{DD} + 0.5 V

Outputs, $V_{\rm O}$ -0.5V to $V_{\rm DD}$ + 0.5V

Package Thermal Impedance, θ_{1A} 47.9°C/W (0 Ifpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDx} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDx}	Output Supply Voltage; NOTE 1		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				54	mA
I _{DDx}	Output Supply Current; NOTE 2				23	mA

 $\begin{array}{l} \text{NOTE 1: V}_{\text{DDx}} \text{ denotes V}_{\text{DDA}}, V_{\text{DDB}}, V_{\text{DDC}}. \\ \text{NOTE 2: I}_{\text{DDx}} \text{ denotes I}_{\text{DDA}}, I_{\text{DDB}}, I_{\text{DDC}}. \end{array}$

 $\textbf{TABLE 4B. LVCMOS/LVTTL DC Characteristics, V}_{DD} = 3.3 \text{V} \pm 5\%, \text{ V}_{DDx} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, \text{ Ta} = -40 ^{\circ}\text{C} \text{ to } 85 ^{\circ}\text{C}$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Volta	ige		2		$V_{DD} + 0.3$	V
V _{IL}	Input Low Volta	ge		-0.3		0.8	V
I _{IH}	Input High Current	DIV_SELA, DIV_SELB, DIV_SELC, MR/nOE	$V_{_{DD}} = V_{_{IN}} = 3.465V$			150	μΑ
I	Input Low Current	DIV_SELA, DIV_SELB, DIV_SELC, MR/nOE	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
\/	Output Lligh Va	Itaga, NOTE 1 0	$V_{DDx} = 3.465V$	2.6			V
V _{OH}	Output High vo	Itage; NOTE 1, 2	$V_{DDx} = 2.625V$	1.8			V
V _{OL}	Output Low Vol	tage; NOTE 1, 2				0.5	V
I _{OZL}	Output Tristate Current Low			-5			μΑ
I _{OZH}	Output Tristate	Current High				5	μΑ

NOTE 1: Outputs terminated with 50Ω to V_{DDx}/2. See Paremeter Measurement Section, "3.3V Output Load Test Circuit".

NOTE 2: V_{DDx} denotes V_{DDA} , V_{DDB} , V_{DDC} .

Table 4C. LVPECL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDx} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = -40°C to 85° C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input High Current	PCLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
' _{IH}	Input High Current	nPCLK	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Innut Low Current	PCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA
I IIL	Input Low Current	nPCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input	Voltage		0.3		1	V
V _{CMR}	Common Mode Inpu	ut Voltage; NOTE 1, 2		GND + 1.5		V _{DD}	V

NOTE 1: Common mode voltage is defined as V_H.

NOTE 2: For single ended applications, the maximum input voltage for PCLK and nPCLK is V_{nn} + 0.3V.

Low Skew, ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

Table 4D. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDx} = 2.5V \pm 5\%$, $TA = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDx}	Output Supply Voltage; NOTE 1		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				54	mA
I _{DDx}	Output Supply Current; NOTE 2				22	mA

 $\begin{array}{l} \text{NOTE 1: V}_{\text{DDx}} \, \text{denotes V}_{\text{DDA}}, V_{\text{DDB}}, V_{\text{DDC}}. \\ \text{NOTE 2: I}_{\text{DDx}} \, \text{denotes I}_{\text{DDA}}, I_{\text{DDB}}, I_{\text{DDC}}. \end{array}$

Table 5A. AC Characteristics, $V_{DD} = V_{DDx} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Input Frequency				250	MHz
t _{PD}	Propagation Delay; NOTE 1	f ≤ 250MHz	2.3	3.1	3.8	ns
tsk(b)	Bank Skew; NOTE 2, 7	Measured on rising edge at V _{DDx} /2			30	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge at V _{DDx} /2			130	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at V _{DDX} /2			320	ps
tsk(pp)	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge at V _{DDx} /2			700	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	400		950	ps
odc	Output Duty Cycle		40	50	60	%
t _{EN}	Output Enable Time; NOTE 6	f = 10MHz			3	ns
t _{DIS}	Output Disable Time; NOTE 6	f = 10MHz			3	ns

NOTE 1: Measured from the differential input crossing point to $V_{DDx}/2$ of the output.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew across banks of outputs at the same supply voltages and with equal load conditions.

Measured at V_{DDx}/2.

NOTE 4: Defined as skew across banks of outputs operating at different frequencies with the same supply voltages and equal load conditions.

NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DD}/2$.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

Low Skew, $\div 1$, $\div 2$

LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

Table 5B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DD_X} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Input Frequency				250	MHz
t _{PD}	Propagation Delay; NOTE 1	f ≤ 250MHz	2.5	3.2	3.8	ns
tsk(b)	Bank Skew; NOTE 2, 7	Measured on rising edge at V _{DDx} /2			35	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge at V _{DDx} /2			120	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at V _{DDx} /2			325	ps
tsk(pp)	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge at V _{DDx} /2			700	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	350		800	ps
odc	Output Duty Cycle		43	50	57	%
t _{EN}	Output Enable Time; NOTE 6	f = 10MHz			3	ns
t _{DIS}	Output Disable Time; NOTE 6	f = 10MHz			3	ns

NOTE 1: Measured from the differential input crossing point to V_{DD}/2 of the output.

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew across banks of outputs at the same supply voltages and with equal load conditions.

Measured at V_{DDx}/2.

NOTE 4: Defined as skew across banks of outputs operating at different frequencies with the same supply voltages and equal load conditions.


NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDx}/2$.


NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

Low Skew, ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR


PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT






DIFFERENTIAL INPUT LEVEL

OUTPUT SKEW







BANK SKEW

MULTIPLE FREQUENCY SKEW


Low Skew, ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR






PART-TO-PART SKEW

PROPAGATION DELAY





OUTPUT RISE/FALL TIME

OUPUT DUTY CYCLE/PULSE WIDTH/PERIOD




APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm DD}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



Low Skew, ÷1, ÷2 LVPECL-to-LVCMOS/LVTTL CLock Generator

LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both $\rm V_{SWING}$ and $\rm V_{OH}$ must meet the $\rm V_{PP}$ and $\rm V_{CMR}$ input requirements. Figures 2A to 2E show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 2A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A CML DRIVER




FIGURE 2B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY AN SSTL DRIVER




FIGURE 2C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVDS DRIVER




FIGURE 2E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER WITH AC COUPLE

Low Skew, ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

RELIABILITY INFORMATION

Table 6. $\theta_{\rm JA} {\rm vs.}$ Air Flow Table for 32 Lead LQFP

θ_{JA} by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS87946I-01 is: 1204

Low Skew, ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 7. PACKAGE DIMENSIONS

	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS					
0,44501		BBA				
SYMBOL	МІМІМИМ	NOMINAL	MAXIMUM			
N		32				
Α			1.60			
A 1	0.05		0.15			
A2	1.35	1.40	1.45			
b	0.30	0.37	0.45			
С	0.09		0.20			
D		9.00 BASIC				
D1		7.00 BASIC				
D2		5.60 Ref.				
E		9.00 BASIC				
E1		7.00 BASIC				
E2		5.60 Ref.				
е		0.80 BASIC				
L	0.45	0.60	0.75			
θ	0°		7°			
ссс			0.10			

Reference Document: JEDEC Publication 95, MS-026



Low Skew, ÷1, ÷2 LVPECL-TO-LVCMOS/LVTTL CLOCK GENERATOR

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS87946AYI-01	ICS87946AYI01	32 Lead LQFP	250 per tray	-40°C to 85°C
ICS87946AYI-01T	ICS87946AYI01	32 Lead LQFP on Tape and Reel	1000	-40°C to 85°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.