NL27WZ32

Dual 2-Input OR Gate

The NL27WZ32 is a high performance dual 2-input OR Gate operating from a 1.65 V to 5.5 V supply.

- Extremely High Speed: t_{PD} 2.5 ns (typical) at $V_{CC} = 5 V$
- Designed for 1.65 V to 5.5 V V_{CC} Operation
- Over Voltage Tolerant Inputs
- LVTTL Compatible Interface Capability With 5 V TTL Logic with V_{CC} = 3 V
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current Substantially Reduces System Power Requirements
- Replacement for NC7WZ32
- Chip Complexity: FET = 120




Figure 1. Pinout

PIN ASSIGNMENT


Pin	Function			
1	A1			
2	B1			
3	Y2			
4	GND			
5	A2			
6	B2			
7	Y1			
8	V _{CC}			



ON Semiconductor®

http://onsemi.com

MARKING DIAGRAM



D = Date Code

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.




Figure 2. Logic Symbol

FUNCTION TABLE

Inp	Output Y = A + B	
Α	В	Y
L	L	L
L	Н	н
Н	L	н
Н	Н	Н

MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		-0.5 to +7.0	V
V _O	DC Output Voltage		-0.5 to +7.0	V
I _{IK}	DC Input Diode Current	V _I < GND	- 50	mA
I _{OK}	DC Output Diode Current	V _O < GND	- 50	mA
I _O	DC Output Sink Current		±50	mA
I _{CC}	DC Supply Current per Supply Pin		±100	mA
I _{GND}	DC Ground Current per Ground Pin		±100	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds		260	°C
TJ	Junction Temperature under Bias		+ 150	°C
θ_{JA}	Thermal Resistance	(Note 1)	250	°C/W
PD	Power Dissipation in Still Air at 85°C		250	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating Oxygen	ndex: 28 to 34	UL 94 V–0 @ 0.125 in	
V _{ESD}		Model (Note 2) Model (Note 3) Model (Note 4)	> 2000 > 200 N/A	V
I _{Latch-Up}	Latch–Up Performance Above V _{CC} and Below GND at	85°C (Note 5)	±500	mA

Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected. Functional operation should be restricted to the Recommended Operating Conditions.

1. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.

2. Tested to EIA/JESD22-A114-A.

3. Tested to EIA/JESD22-A115-A.

4. Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	Supply Voltage	Operating Data Retention Only	1.65 1.5	5.5 5.5	V
VI	Input Voltage	(Note 6)	0	5.5	V
Vo	Output Voltage	(HIGH or LOW State)	0	V _{CC}	V
T _A	Operating Free-Air Temperature		-40	+ 85	°C
$\Delta t / \Delta V$	Input Transition Rise or Fall Rate	$\begin{array}{c} V_{CC} = 1.8 \ V \ \pm 0.15 \ V \\ V_{CC} = 2.5 \ V \ \pm 0.2 \ V \\ V_{CC} = 3.0 \ V \ \pm 0.3 \ V \\ V_{CC} = 5.0 \ V \ \pm 0.5 \ V \end{array}$	0 0 0 0	20 20 10 5	ns/V

6. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

			V _{CC}	T _A = +25°C			$T_A = -40^{\circ}C$ to +85°C		
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Unit
V _{IH}	HIGH Level Input Voltage		1.65 to 1.95	0.75 V _{CC} 0.7 V _{CC}			0.75 V _{CC} 0.7 V _{CC}		V
V _{IL}	LOW Level Input Voltage		1.65 to 1.95 2.3 to 5.5			0.3 V _{CC}		0.3 V _{CC}	V
V _{OH}	HIGH Level Output Voltage V _{IN} = V _{IH}	I _{OH} = –100 μA	1.65 2.3 3.0 4.5	1.55 2.2 2.9 4.4	1.65 2.3 3.0 4.5		1.55 2.2 2.9 4.4		V
		$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$ $I_{OH} = -16 \text{ mA}$ $I_{OH} = -24 \text{ mA}$ $I_{OH} = -32 \text{ mA}$	1.65 2.3 3.0 3.0 4.5	1.29 1.9 2.4 2.3 3.8	1.52 2.15 2.8 2.68 4.2		1.20 1.9 2.4 2.3 3.8		
V _{OL}	Low–Level Output Voltage V _{IN} = V _{IL}	I _{OL} = 100 μA	1.65 2.3 3.0 4.5		0 0 0 0	0.1 0.1 0.1 0.1			V
		$I_{OH} = 4 \text{ mA}$ $I_{OH} = 8 \text{ mA}$ $I_{OH} = 16 \text{ mA}$ $I_{OH} = 24 \text{ mA}$ $I_{OH} = 32 \text{ mA}$	1.65 2.3 3.0 3.0 4.5		0.08 0.1 0.15 0.22 0.22	0.24 0.3 0.4 0.55 0.55			
I _{IN}	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } GND$	0 to 5.5			±0.1		±1.0	μΑ
I _{OFF}	Power OFF Leakage Cur- rent	V_{IN} or V_{OUT} = 5.5 V	0.0			1.0		10	
I _{CC}	Quiescent Supply Current	$V_{IN} = V_{CC} \text{ or } GND$	5.5			1.0		10	μA

AC ELECTRICAL CHARACTERISTICS $t_R = t_F = 3.0 \text{ ns}$

			V _{CC}	T _A = 25°C		-40°C ≤ -			
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Мах	Unit
t _{PLH}	Propagation Delay (Figure 3 and 4)	$R_L = 1 M\Omega, C_L = 15 pF$	$\begin{array}{c} 1.8 \pm 0.15 \\ 2.5 \pm 0.2 \end{array}$	2.0 1.0	8.0 3.5	9.5 5.8	2.0 1.0	10.5 6.2	ns
t _{PHL}		R_L = 1 M Ω , C_L = 15 pF	3.3 ± 0.3	0.8	2.6	3.9	0.8	4.3	
		$R_L = 500 \ \Omega, \ C_L = 50 \ pF$		1.2	3.2	4.8	1.2	5.2	
		R_L = 1 M Ω , C_L = 15 pF	5.0 ± 0.5	0.5	1.9	3.1	0.5	3.3	
		$R_L = 500 \ \Omega, \ C_L = 50 \ pF$		0.8	2.5	3.7	0.8	4.0	

CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Condition	Typical	Unit
C _{IN}	Input Capacitance	V_{CC} = 5.5 V, V_{I} = 0 V or V_{CC}	2.5	pF
C _{PD}	Power Dissipation Capacitance	10 MHz, V_{CC} = 3.3 V, V_I = 0 V or V_{CC}	9	pF
	(Note 7)	10 MHz, V_{CC} = 5.5 V, V_{I} = 0 V or V_{CC}	11	

7. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}$. C_{PD} is used to determine the no–load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.






Figure 3. Switching Waveform







DEVICE ORDERING INFORMATION


			Device No	menclature				
Device Order Number	Logic Circuit Indicator	No. of Gates per Package	Temp Range Identifier	Technol- ogy	Device Function	Package Suffix	Package Type	Tape and Reel Size [†]
NL27WZ32US	NL	2	7	WZ	32	US	US8	178 mm, 3000 Unit


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


NL27WZ32

PACKAGE DIMENSIONS

US8 **US SUFFIX** CASE 493-01 **ISSUE A**







4

NOTES:

F -

>

DETAIL E

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION "A" DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR. MOLD FLASH. PROTRUSION AND GATE DUDD DUMUL DOE FXOSFO A 440 MM
- MOLD FLASH. PROTRUSION AND GATE BURR SHALL NOT EXCEED 0.140 MM (0.0055") PER SIDE. 4. DIMENSION "B" DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSION. INTER-LEAD FLASH AND PROTRUSION SHALL NOT E3XCEED 0.140 (0.0055") PER SIDE. 5. LEAD FINISH IS SOLDER PLATING WITH THICKNESS OF 0.0076-0.0203 MM. (300-800 "). 6. ALL TOLERANCE UNLESS OTHERWISE SPECIFIED 10.0508 (0.0002 ").
- SPECIFIED ±0.0508 (0.0002 ").

		MILLIN	IETERS	INC	HES	
	DIM	MIN	MAX	MIN	MAX	
	Α	1.90	2.10	0.075	0.083	
	В	2.20	2.40	0.087	0.094	
	С	0.60	0.90	0.024	0.035	
	D	0.17	0.25	0.007	0.010	
	F	0.20	0.35	0.008	0.014	
	G	0.50	BSC	0.020	BSC	
	н	0.40	REF	0.016	REF	
	J	0.10	0.18	0.004	0.007	
	к	0.00	0.10	0.000	0.004	
R 0.10 TYP	L	3.00	3.20	0.118	0.126	
N 0.10 111	M	0 °	6 °	0 °	6 °	
	N	5 °	10 °	5 °	10 °	
	Р	0.23	0.34	0.010	0.013	
м	R	0.23	0.33	0.009	0.013	
	S	0.37	0.47	0.015	0.019	
4	U	0.60	0.80	0.024	0.031	
\pm	v	0.12	BSC	0.005 BSC		
^						

NL27WZ32

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be rokided in each customer applications by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications in the BSCILLC product cauld create a situation where personal nipury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use pays that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.