# **SWITCHMODE II Series NPN Silicon Power Transistors**

The BUV48/BUV48A transistors are designed for high–voltage, high–speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line–operated switchmode applications such as:

- Switching Regulators
- Inverters
- · Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Times


60 ns Inductive Fall Time — 25°C (Typ) 120 ns Inductive Crossover Time — 25°C (Typ)

Operating Temperature Range -65 to +175°C

100°C Performance Specified for:


Reverse–Biased SOA with Inductive Loads Switching Times with Inductive Loads Saturation Voltage

Leakage Currents (125°C)



## BUV48 BUV48A

15 AMPERES
NPN SILICON
POWER TRANSISTORS
400 AND 450 VOLTS
V(BR)CEO
850-1000 VOLTS
V(BR)CEX
150 WATTS



#### **MAXIMUM RATINGS**

Rating	Symbol	BUV48	BUV48A	Unit
Collector-Emitter Voltage	V <sub>CEO(sus)</sub>	400	450	Vdc
Collector–Emitter Voltage (V <sub>BE</sub> = −1.5 V)	V <sub>CEX</sub>	850	1000	Vdc
Emitter Base Voltage	V <sub>EB</sub>	7		Vdc
Collector Current — Continuous — Peak (1) — Overload	IC ICM IOI	15 30 60		Adc
Base Current — Continuous — Peak (1)	I <sub>B</sub>	5 20		Adc
Total Power Dissipation — $T_C = 25^{\circ}C$ — $T_C = 100^{\circ}C$ Derate above $25^{\circ}C$	PD	150 75 1		Watts W/°C
Operating and Storage Junction Temperature Range	T <sub>J</sub> , T <sub>Stg</sub>	-65 to +175		°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle  $\leq$  10%.

SWITCHMODE is a trademark of Motorola, Inc.

#### REV 8



#### **BUV48 BUV48A**

### **ELECTRICAL CHARACTERISTICS** ( $T_C = 25^{\circ}C$ unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS (1)							
Collector–Emitter Sustaining (I <sub>C</sub> = 200 mA, I <sub>B</sub> = 0) L = 3		BUV48A	VCEO(sus)	400 450	_ _	_ _	Vdc
Collector Cutoff Current (VCEX = Rated Value, VBE(off) = 1.5 Vdc) (VCEX = Rated Value, VBE(off) = 1.5 Vdc, TC = 125°C)		C)	ICEX		_ _	0.2 2	mAdc
Collector Cutoff Current ( $V_{CE}$ = Rated $V_{CEX}$ , $R_{BE}$ = 10 $\Omega$ )		T <sub>C</sub> = 25°C T <sub>C</sub> = 125°C	ICER	_	_	0.5 3	mAdc
Emitter Cutoff Current (VEB = 5 Vdc, I <sub>C</sub> = 0)			I <sub>EBO</sub>	_	_	0.1	mAdc
Emitter–Base Breakdown Vo	Emitter–Base Breakdown Voltage (I <sub>E</sub> = 50 mA – I <sub>C</sub> = 0)		V(BR)EBO	7	_	_	Vdc
SECOND BREAKDOWN					•		•
Second Breakdown Collector Current with Base Forward Biased			I <sub>S/b</sub>	See Figure 12			
Clamped Inductive SOA with	Base Reverse Biased		RBSOA	5	See Figure 1	3	
ON CHARACTERISTICS (1)			•				•
DC Current Gain (IC = 10 Adc, VCE = 5 Vdc) (IC = 8 Adc, VCE = 5 Vdc)		BUV48 BUV48A	hFE	8 8	_ _		
Collector–Emitter Saturation (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 2 Adc) (I <sub>C</sub> = 15 Adc, I <sub>B</sub> = 3 Adc) (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 2 Adc, (I <sub>C</sub> = 8 Adc, I <sub>B</sub> = 1.6 Adc) (I <sub>C</sub> = 12 Adc, I <sub>B</sub> = 2.4 Adc) (I <sub>C</sub> = 8 Adc, I <sub>B</sub> = 1.6 Adc,	T <sub>C</sub> = 100°C)	BUV48 BUV48A	VCE(sat)		_ _ _ _ _	1.5 5 2 1.5 5 2	Vdc
Base–Emitter Saturation Vol (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 2 Adc) (I <sub>C</sub> = 10 Adc, I <sub>B</sub> = 2 Adc, (I <sub>C</sub> = 8 Adc, I <sub>B</sub> = 1.6 Adc) (I <sub>C</sub> = 8 Adc, I <sub>B</sub> = 1.6 Adc,	T <sub>C</sub> = 100°C)	BUV48 BUV48A	VBE(sat)	1111	_ _ _ _	1.6 1.6 1.6 1.6	Vdc
DYNAMIC CHARACTERISTIC	cs				_		
Output Capacitance (V <sub>CB</sub> = 10 Vdc, I <sub>E</sub> = 0, f <sub>te</sub>	st = 1 MHz)		C <sub>ob</sub>	ı	_	350	pF
SWITCHING CHARACTERIS Resistive Load (Table 1)	TICS						
Delay Time		DI 11/40	t <sub>d</sub>	_	0.1	0.2	
	0 A, I <sub>B</sub> , = 2 A 5 A, I <sub>B</sub> , = 1.6 A	BUV48 BUV48A	t <sub>r</sub>	_	0.4	0.7	
Storage Time Duty 0	$Cycle \le 2\%, V_{BE(off)} = 5 V$		t <sub>S</sub>	_	1.3	2	
Fall Time	30 μs, V <sub>CC</sub> = 300 V		tf	_	0.2	0.4	
nductive Load, Clamped (Ta	ible 1)						
Storage Time	I <sub>C</sub> = 10 A BUV48	(T <sub>C</sub> = 25°C)	t <sub>SV</sub>	_	1.3	_	μs
			t <sub>fi</sub>	_	0.06	_	
Storage Time		(T <sub>C</sub> = 100°C)	t <sub>SV</sub>	_	1.5	2.5	
Crossover Time I <sub>C</sub> = 8			t <sub>C</sub>	_	0.3	0.6	1
Fall Time			t <sub>fi</sub>	_	0.17	0.35	1

<sup>(1)</sup> Pulse Test: Pulse Width = 300  $\mu$ s, Duty Cycle  $\leq$  2%. Vcl = 300 V, VBE(off) = 5 V, Lc = 180  $\mu$ H

#### **DC CHARACTERISTICS**




Figure 1. DC Current Gain




Figure 2. Collector Saturation Region




Figure 3. Collector-Emitter Saturation Voltage




Figure 4. Base–Emitter Voltage




Figure 5. Collector Cutoff Region






Figure 6. Capacitance

**Table 1. Test Conditions for Dynamic Performance** 










Figure 8. Peak-Reverse Current

#### SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t<sub>SV</sub> = Voltage Storage Time, 90% I<sub>B1</sub> to 10% V<sub>clamp</sub>

t<sub>rv</sub> = Voltage Rise Time, 10-90% V<sub>clamp</sub>

tfi = Current Fall Time, 90–10% IC

tti = Current Tail, 10-2% IC

t<sub>C</sub> = Crossover Time, 10% V<sub>clamp</sub> to 10% I<sub>C</sub>

An enlarged portion of the inductive switching waveforms is

shown in Figure 7 to aid in the visual identity of these terms.

For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN–222:

$$PSWT = 1/2 VCCIC(t_C) f$$

In general,  $t_{\text{TV}}$  +  $t_{\text{fi}} \simeq t_{\text{C}}$ . However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25  $^{\circ}$ C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds ( $t_{C}$  and  $t_{SV}$ ) which are guaranteed at 100  $^{\circ}$ C.

#### INDUCTIVE SWITCHING




Figure 9. Storage Time, t<sub>SV</sub>




Figure 10. Crossover and Fall Times




Figure 11a. Turn-Off Times versus Forced Gain




Figure 11b. Turn-Off Times versus Ib2/lb1

#### **BUV48 BUV48A**

The Safe Operating Area figures shown in Figures 12 and 13 are specified for these devices under the test conditions shown.




Figure 12. Forward Bias Safe Operating Area




Figure 13. Reverse Bias Safe Operating Area

#### SAFE OPERATING AREA INFORMATION

#### **FORWARD BIAS**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate  $I_C - V_{CE}$  limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 12 is based on  $T_C = 25^{\circ}C$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \leq 25^{\circ}C$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

 $T_{J(pk)}$  may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

#### **REVERSE BIAS**

For inductive loads, high voltage and high current must be sustained simultaneously during turn–off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage current conditions during reverse biased turn–off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives RBSOA characteristics.




Figure 14. Power Derating




Figure 15. Thermal Response

#### **OVERLOAD CHARACTERISTICS**




Figure 16. Rated Overload Safe Operating Area (OLSOA)

#### OLSOA

OLSOA applies when maximum collector current is limited and known. A good example is a circuit where an inductor is inserted between the transistor and the bus, which limits the rate of rise of collector current to a known value. If the transistor is then turned off within a specified amount of time, the magnitude of collector current is also known.

Maximum allowable collector—emitter voltage versus collector current is plotted for several pulse widths. (Pulse width is defined as the time lag between the fault condition and the removal of base drive.) Storage time of the transistor has been factored into the curve. Therefore, with bus voltage and maximum collector current known, Figure 16 defines the maximum time which can be allowed for fault detection and shutdown of base drive.

OLSOA is measured in a common—base circuit (Figure 18) which allows precise definition of collector—emitter voltage and collector current. This is the same circuit that is used to measure forward—bias safe operating area.




Figure 17. IC = f(dV/dt)





Figure 18. Overload SOA Test Circuit

#### PACKAGE DIMENSIONS



CASE 340D-02 **TO-218 TYPE ISSUE B** 

#### NOTES

- 1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	_	20.35		0.801
В	14.70	15.20	0.579	0.598
C	4.70	4.90	0.185	0.193
D	1.10	1.30	0.043	0.051
Е	1.17	1.37	0.046	0.054
G	5.40	5.55	0.213	0.219
Η	2.00	3.00	0.079	0.118
7	0.50	0.78	0.020	0.031
K	31.00 REF		1.220 REF	
L	_	16.20		0.638
ø	4.00	4.10	0.158	0.161
S	17.80	18.20	0.701	0.717
U	4.00 REF		0.157 REF	
٧	1.75 REF		0.069	

STYLE 1:

PIN 1. BASE

- COLLECTOR 2.
- EMITTER COLLECTOR

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical parameters, including or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and 祸 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447 or 602-303-5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-81-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



BUV48/D