PRELIMINARY

T-46-13-27

28F256 256K (32K x 8) CMOS FLASH MEMORY

- Flash Electrical Chip-Erase — 1 Second Typical Chip-Erase
- Quick-Pulse Programming™ Algorithm
 100 μs Typical Byte-Program
 4 Second Chip-Program
- 100 Min Erase/Program Cycles (10K Min Version Avail 1H90)
- 12.0V Vpp Supply
- High-Performance Speeds
 170 ns Maximum Access Time
- Low Power Consumption
 100 μA Maximum Standby Current

- Command Register Architecture for Microprocessor/Microcontroller Compatible Write Interface
- Noise Immunity Features
 - ± 10% V_{CC} Ťolerance
 - Maximum Latch-Up Immunity through EPI Processing
- ETOX™ Flash-Memory Technology
 - EPROM-Compatible Process Base
 - High-Volume Manufacturing Experience
- Compatible with JEDEC-Standard Byte-Wide EPROM Pinouts
 - 32-Pin Cerdip
 - 32-Lead PLCC

(See Packaging Spec., Order #231369)

Intel's 28F256 CMOS flash-memory offers the most cost-effective and reliable alternative for updatable non-volatile memory. The 28F256 adds electrical chip-erasure and reprogramming to familiar EPROM technology. Memory contents can be erased and reprogrammed: in a test socket; in a PROM-programmer socket; on-board during subassembly test; In-system during final test; and in-system after-sale. The 28F256 increases memory flexibility, while contributing to time- and cost-savings. The 28F256 is targeted for alterable code-or data-storage applications where traditional E2PROM functionality (byte-erasure) is either not required or not cost-effective. The 28F256 can also be applied where EPROM ultraviolet erasure is impractical or time-consuming.

The 28F256 is a 256-kilobit non-volatile memory organized as 32768 bytes of 8 bits. Intel's 28F256 is offered in 32-pin Cerdip or 32-lead PLCC packages. Pin assignments conform to JEDEC standards for byte-wide EPROMs.

Intel's 28F256 employs advanced CMOS circuitry for systems requiring high-performance access speeds, low power consumption, and immunity to noise. Its 170 nanosecond access time provides no-WAIT-state performance for a wide range of microprocessors and microcontrollers. Maximum standby current of 100 μ A translates into power savings when the device is deselected. Finally, the highest degree of latch-up protection is achieved through Intel's unique EPI processing. Prevention of latch-up is provided for stresses up to 100 mA on address and data pins, from -1V to $V_{\rm CC}+1V$.

With Intel's ETOXTM (EPROM tunnel oxide) process base, the 28F256 levers years of EPROM experience to yield the highest levels of quality, reliability, and cost-effectiveness.

October 1989 Order Number: 290158-006

5-2

www.DataSheet4U.com

www.DataSheet4U.com

www.DataSheet4U.com

Preliminary




Figure 1. 28F256 Block Diagram

30E D

intel

T-46-13-27




Figure 2. 28F256 Pin Configurations

Table 1. Pin Description

Symbol	Туре	Name and Function
A ₀ -A ₁₄	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a write cycle.
DQ ₀ -DQ ₇	INPUT/OUTPUT	DATA INPUT/OUTPUT: Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state OFF when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle.
CE	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE is active low; CE high deselects the memory device and reduces power consumption to standby levels.
ŌĒ	INPUT	OUTPUT ENABLE: Gates the devices output through the data buffers during a read cycle. OE is active low.
WE	INPUT	WRITE ENABLE: Controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the $\overline{\text{WE}}$ pulse. Note: With $V_{PP} \leq V_{CC} + 2V$, memory contents cannot be altered.
Vpp		ERASE/PROGRAM POWER SUPPLY for writing the command register, erasing the entire array, or programming bytes in the array.
V _{CC}		DEVICE POWER SUPPLY (5V ±10%)
V _{SS}		GROUND
NC		NO INTERNAL CONNECTION to device. Pin may be driven or left floating.

28F256

T-46-13-27

APPLICATIONS

The 28F256 flash-memory adds electrical chip-erasure and reprogrammability to EPROM non-volatility and ease of use. The 28F256 is ideal for storing code or data-tables in applications where periodic updates are required. With a minimum of 10,000 erase/program cycles available as an option, the 28F256 also serves as a dense, nonvolatile data acquisition and storage medium.

The need for code updates pervades all phases of a system's life—from prototyping to system manufacture to after-sale service. In the factory, during prototyping, revisions to control code necessitate ultraviolet erasure and reprogramming of EPROM-based prototype codes. The 28F256 replaces the 15- to 20-minute ultraviolet erasure with one-second electrical erasure. Electrical chip-erasure and reprogramming occur in the same workstation or PROM-programmer socket.

Diagnostics, performed at subassembly or final assembly stages, often require the socketing of EPROMs. Socketed test codes are ultimately replaced with EPROMs containing the final program. With electrical chip-erasure and reprogramming, the 28F256 is soldered to the circuit board. Test codes are programmed into the 28F256 as it resides on the circuit board. Ultimately, the final code can be downloaded to the device. The 28F256's in-circuit alterability eliminates unnecessary handling and less-rellable socketed connections, while adding greater test flexibility.

Material and labor costs associated with code changes increase at higher levels of system integration—the most costly being code updates after sale. Code "bugs", or the desire to augment system functionality, prompt after-sale code updates. Field revisions to EPROM-based code require the removal of EPROM components or entire boards. The service technician performs the twenty-minute ultraviolet erasure and reprogramming on-site, or returns boards to the factory for rework. An alternate approach is to use one-time-programmable EPROMs. The service technician removes the "old" devices and replaces them with updated versions. The used components are discarded.

Designing with the in-circuit alterable 28F256 eliminates socketed memories, reduces overall material costs, and drastically cuts the labor costs associated with code updates. With the 28F256, code updates are implemented locally via an edge-connector, or remotely over a serial communication link.

The 28F256's electrical chip-erasure, byte reprogrammability, and complete nonvolatility fit well with data accumulation needs. Electrical chip-erasure gives the designer a "blank-slate" in which to log data. Data can be periodically off-loaded for analysis—erasing the slate and repeating the cycle. Or, multiple devices can maintain a "rolling window" of accumulated data.

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 illustrates the interface between the MCS®-51 micro-




Figure 3. 28F256 in an MCS®-51 System




Figure 4. 28F256 in a 80C186 System

controller and one 28F256 flash-memory in a minimum chip-count system. Figure 4 depicts two 28F256s tied to the 80C186 system bus. In both instances, the 28F256's architecture minimizes interface circuitry needed for complete in-circuit updates of memory contents. (Comprehensive system design information is included in AP-316, "Using the 28F256 Flash Memory for In-System Reprogrammable Nonvolatile Storage", Order Number 292046-002).

With cost-effective in-system reprogramming and extended cycling capability, the 28F256 fills the functionality gap between traditional EPROMs and EPROMs. EPROM-compatible specifications, and in the contraction of the cont straightforward interfacing, and in-circuit alterability allows designers to easily augment memory flexibility and satisfy the need for updatable nonvolatile storage in today's designs,

PRINCIPLES OF OPERATION

Flash-memory augments EPROM functionality with in-circuit electrical erasure and reprogramming. The 28F256 introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erasure and programming; and maximum EPROM compatibility.

In the absence of high voltage on the V_{PP} pin, the 28F256 is a read-only memory. Manipulation of the external memory-control pins yields the standard EPROM read, standby, output disable, and inteligent IdentifierTM operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the Vpp pin. In addition, high voltage on Vpp enables erasure and programming of the device. All functions associated with altering memory contents-inteligent Identifier, erase, erase verify, program, and program verify-are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the intoligent identifier codes, or output data for erase and program verification.

The command register is only alterable when $\mbox{V}_{\mbox{\footnotesize{PP}}}$ is at high voltage. Depending upon the application, the system designer may choose to make the VPP power supply switchable—available only when memory updates are desired. When high voltage is removed,

Table 2. 28F256 Bus Operations

T-46-13-27

	Pins	V _{PP} (1)	Ao	Ag	CE	ŌĒ	WE	DQ ₀ -DQ ₇
	Operation	*Ppt.	7	₽.	1	OL.	112	DQ0-DQ7
	Read	VppL	Α0	A ₉	٧ _{IL}	VIL	VIH	Data Out
	Output Disable	V _{PPL}	Х	Х	VIL	VIH	VIH	Tri-State
READ-ONLY	Standby	V _{PPL}	Х	Х	V _{IH}	Х	Х	Tri-State
	inteligent IDTM Manufacturer(2)	V _{PPL}	۷ _{IL}	V _{ID} (3)	VIL	ViL	V _{IH}	Data = 89H
	inteligent ID™ Device(2)	V _{PPL}	V _{IH}	V _{ID} (3)	VIL	VIL	ViH	Data = B1H or B2H
	Read	V _{PPH}	A ₀	Ag	V _{IL}	V _{IL}	V _{IH}	Data Out(4)
READ/WRITE	Output Disable	V _{PPH}	Х	Х	V _{IL}	V _{IH}	ViH	Tri-State
	Standby ⁽⁵⁾	VPPH	Х	×	ViH	Х	Х	Tri-State
	Write	V _{PPH}	A ₀	Ag	VIL	VIH	VIL	Data In(6)

1. VppL may be ground, a no-connect with a resistor tied to ground, or ≤ V_{CC} + 2.0V. VppH is the programming voltage specified for the device. Refer to D.C. Characteristics. When Vpp = VppL memory contents can be read but not written or

2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3. Device code B1H requires $V_{PPH}=12.0V\pm5\%$. Device code B2H requires $V_{PPH}=12.75V\pm0.25V$. All other addresses low. 3. 11.5V $\leq V_{ID}\leq 13.0V$.

Read operations with Vpp = VppH may access array data or the intelligent IDTM.
 With Vpp at high voltage, the standby current equals I_{CC} + I_{PP} (standby).
 Refer to Table 3 for valid Data-In during a write operation.

7. X can be VIL or VIH.

the contents of the register default to the read command, making the 28F256 a read-only memory. Memory contents cannot be altered.

Or, the system designer may choose to "hardwire" Vpp, making the high voltage supply constantly available. In this instance, all operations are performed in conjunction with the command register. The 28F256 is designed to accommodate either design practice, and to encourage optimization of the processor-memory interface.

BUS OPERATIONS

Read

The 28F256 has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Enable (CE) is the power control and should be used for device selection. Output-Enable (OE) is the output control and should be used to gate data from the output pins, independent of device selection. Figure 7 illustrates read timing waveforms.

The read operation only accesses array data when Vpp is low (VppL). When Vpp is high (VppH), the read operation can be used to access array data, to output the inteligent IdentifierTM codes, and to access data for program/erase verification.

Output Disable

With Output-Enable at a logic-high level (VIH), output from the device is disabled. Output pins are placed in a high-impedance state.

Standby

With Chip-Enable at a logic-high level, the standby operation disables most of the 28F256's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the Output-Enable signal. If the 28F256 is deselected during erasure, programming, or program/erase verification, the device draws active current until the operation is terminated.

inteligent IdentifierTM

The inteligent Identifier operation outputs the manufacturer code (89H) and device code (B1H). Programming equipment automatically matches the device with its proper erase and programming algo-

T-46-13-27

With Chip-Enable and Output-Enable at a logic low level, raising A9 to high voltage (11.5V-13.0V) activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

The manufacturer- and device-codes can also be read via the command register, for instances where the 28F256 is erased and reprogrammed in the target system. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (B1H).

Write

Device erasure and programming are accomplished via the command register, when high voltage is applied to the Vpp pin. The contents of the register serve as input to the internal state-machine. The state-machine outputs dictate the function of the

The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command.

The command register is written by bringing Write-Enable to a logic-low level (VIL), while Chip-Enable is low. Addresses are latched on the falling edge of Write-Enable, while data is latched on the rising edge of the Write-Enable pulse. Standard microprocessor write timings are used.

The three high-order register bits (R7, R6, R5) encode the control functions. All other register bits, R4 to R0, must be zero. The only exception is the reset command, when FFH is written to the register. Register bits R7-R0 correspond to data inputs D7-D0.

Refer to A.C. Write Characteristics and the Erase/ Waveforms for specific timing Programming parameters.

COMMAND DEFINITIONS

When low voltage is applied to the Vpp pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the Vpp pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 28F256 register commands.

Table 3. Command Definitions

Command	Bus Cycles	Fire	Bus Cycle		Second Bus Cycle			
	Req'd	Operation(1)	Address(2)	Data(3)	Operation(1)	Address(2)	Data(3)	
Read Memory	1	Write	Х	00H				
Read inteligent IDTM(4)	1	Write	Х	90H	Read	IA	ID	
Set-up Erase/Erase(5)	2	Write	Х	20H	Write	Х	20H	
Erase Verify(5)	2	Write	EA	AOH	Read	Х	EVD	
Set-up Program/Program(6)	2	Write	Х	40H	Write	PA	PD	
Program Verify(6)	2	Write	Х	COH	Read	X	PVD	
Reset(7)	2	Write	Х	FFH	Write	X	FFH	

NOTES:

- Bus operations are defined in Table 2.
- EA = Identifier address: 00H for manufacturer code, 01H for device code.

 EA = Address of memory location to be read during erase verify,

 PA = Address of memory location to be programmed.

 Addresses are latched on the falling edge of the Write-Enable pulse.

 3. ID = Data read from location IA during device identification (Mfr = 89H, Device = B1H).
- ID = Data read from location IA during device identification (Mfr = 89H, Device = B1H).
 EVD = Data read from location EA during erase verify.
 PD = Data to be programmed at location PA. Data is latched on the rising edge of Write-Enable.
 PVD = Data read from location PA during program verify. PA is latched on the Program command.
 Following the Read inteligent ID command, two read operations access manufacturer and device codes.
 Figure 6 illustrates the Quick-Erase™ Algorithm.
 Figure 5 illustrates the Quick-Pulse Programming™ Algorithm.
 The second bus cycle must be followed by the desired command register write.



PRELIMINARY

T-46-13-27

Read Command

While Vpp is high, for erasure and programming, memory contents can be accessed via the read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon V_{PP} power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the V_{PP} power transition. Where the V_{PP} supply is hard-wired to the 28F256, the device powers-up and remains enabled for reads until the command-register contents are changed. Refer to the A.C. Read Characteristics and Waveforms for specific timing parameters.

inteligent Identifier™ Command

Flash-memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer- and device-codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not desired system-design practice.

The 28F256 contains an inteligent Identifier operation to supplement traditional PROM-programming methodology. The operation is initiated by writing 90H into the command register. Following the command write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0001H returns the device code of B1H or B2H. To terminate the operation, it is necessary to write another valid command into the register.

Set-up Erase/Erase Commands

Set-up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the Write-Enable pulse and terminates with the rising edge of the next Write-Enable pulse (i.e., Erase-Verify Command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when

high voltage is applied to the V_{PP} pin. In the absence of this high voltage, memory contents are protected against erasure. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

Erase-Verify Command

The erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is initiated by writing AOH into the command register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the Write-Enable pulse. The register write terminates the erase operation with the rising edge of its Write-Enable pulse.

The 28F256 applies an internally-generated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are grased.

The erase-verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer to Set-up Erase/Erase). Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g. Program Set-up) to the command register. Figure 6, the Quick-EraseTM Algorithm, illustrates how commands and bus operations are combined to perform electrical erasure of the 28F256. Refer to A.C. Erase Characteristics and Waveforms for specific timing parameters.

Set-up Program/Program Commands

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next Write-Enable pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the Write-Enable pulse. Data is internally latched on the rising edge of the Write-Enable pulse. The rising edge of Write-Enable also begins the programming operation. The programming operation terminates with the next rising edge of Write-Enable, used to write the program-verify command. Refer to A.C. Program-

28F256

preliminary

T-46-13-27

ming Characteristics and Waveforms for specific timing parameters.

Program-Verify Command

The 28F256 is programmed on a byte-by-byte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program-verify operation is initiated by writing COH into the command register. The register write terminates the programming operation with the rising edge of its Write-Enable pulse. The program-verify operation stages the device for verification of the byte last programmed. No new address information is latched.

The 28F256 applies an internally-generated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. Figure 7, the 28F256 Quick-Pulse ProgrammingTM Algorithm, illustrates how commands are combined with bus operations to perform byte programming. Refer to A.C. Programming Characteristics and Waveforms for specific timing parameters.

Reset Command

A reset command is provided as a means to safely abort the erase- or program-command sequences. Following either set-up command (erase or program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

QUICK-PULSE PROGRAMMINGTM ALGORITHM

The Quick-Pulse Programming algorithm uses programming operations of 100 μs duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with Vpp at high voltage. Figure 7 illustrates the Quick-Pulse Programming algorithm.

QUICK-ERASETM ALGORITHM

Intel's Quick-Erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the Quick-Pulse ProgrammingTM algorithm, to simultaneously remove charge from all bits in the array.

Erasure begins with a read of memory contents. The 28F256 is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

Uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the Quick-Pulse Programming algorithm, in approximately four seconds.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. A total of seventy-nine erase operations are allowed. Erasure typically occurs in one second. Figure 8 illustrates the Quick-Erase Algorithm.

T-46-13-27




Figure 7. 28F256 Quick-Pulse Programming™ Algorithm

28F256

50E D

PRELIMINARY

T-46-13-27




Figure 8. 28F256 Quick-Erase™ Algorithm



28F256

PRELIMINARY.

T-46-13-27

DESIGN CONSIDERATIONS

Two-Line Output Control

Flash-memories are often used in larger memory arrays. Intel provides two read-control inputs to accommodate multiple memory connections. Two-line control provides for:

- a the lowest possible memory power dissipation and,
- complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address-decoder output should drive chip-enable, while the system's read signal controls all flash-memories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

Power Supply Decoupling

Flash-memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current (I_{CC}) issues—standby, active, and transient current peaks produced by falling and rising edges of chip-enable. The capacitive and inductive loads on the device outputs determine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 μ F ceramic capacitor connected between V_{CC} and V_{SS}, and between V_{PP} and V_{SS}.

Place the high-frequency, low-inherent-inductance capacitors as close as possible to the devices, Also, for every eight devices, a 4.7 μ F electrolytic capacitor should be placed at the array's power supply

connection, between V_{CC} and V_{SS}. The bulk capacitor will overcome voltage slumps caused by printed-circuit-board trace inductance, and will supply

Vpp Trace on Printed Circuit Boards

charge to the smaller capacitors as needed.

Programming flash-memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the Vpp power supply trace. The Vpp pln supplies the memory cell current for programming. Use similar trace widths and layout considerations given the V_{CC} power bus. Adequate Vpp supply traces and decoupling will decrease Vpp voltage spikes and overshoots.

Power Up/Down Sequencing

The 28F256 is designed to offer protection against accidental erasure or programming, caused by spurious system-level signals that may exist during power transitions. The 28F256 powers-up in its read-only state. Also, with its control register architecture, alteration of memory contents only occurs after successful completion of the two-step command sequences. While these precautions are sufficient for most applications, it is recommended that V_{CC} reach its steady-state value before raising V_{PP} above V_{CC} \pm 2.0V. In addition, upon powering-down, V_{PP} should be below V_{CC} \pm 2.0V, before lowering V_{CC}.

Additional Information

	Orger Number
AP-316, "Using the 28F256 Flash	292046
Memory for In-System	
Reprogrammable Nonvolatile	
Storage"	
27F256 Data Sheet	290157
ER-21 "Intel's 27F256 and	294004
28F256 Flash Memories"	•
ER-20 "ETOXTM Flash Memory	294005
Technology"	
RR-60 "ETOXTM Flash Memory	293002
Reliability Data Summary"	

ABSOLUTE MAXIMUM RATINGS*

 *Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

NOTES:

1. Operating temperature is for commercial product defined by this specification.

- 2. Minimum D.C. input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 20 ns. Maximum D.C. voltage on output pins is $V_{CC}+0.5$ V, which may overshoot to $V_{CC}+2.0$ V for periods less than 20 ns.
- 3. Maximum D.C. voltage on A₉ or V_{PP} may overshoot to +14.0V for periods less than 20 ns.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.

OPERATING CONDITIONS

Symbol	Parameter	Limits		Unit	Comments
	- aramotor	Min	Max	Oint	Comments
TA	Operating Temperature	0	70	°C	For Read-Only and Read/Write Operations
Vcc	V _{CC} Supply Voltage	4.50	5.50	٧	

D.C. CHARACTERISTICS-TTL/NMOS COMPATIBLE

Symbol	Parameter	Limits		Unit	Test Conditions	
-	t didiliotoi	Min	Max		rest conditions	
l _{Li}	Input Leakage Current		±1.0	μΑ	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or V _{SS}	
lo	Output Leakage Current		±10	μΑ	V _{CC} = V _{CC} Max V _{OUT} = V _{CC} or V _{SS}	
lccs	V _{CC} Standby Current		1.0	mA	$V_{CC} = V_{CC} Max$ $\overline{CE} = V_{IH}$	
I _{CC1}	V _{CC} Active Read Current		30	mA	$V_{CC} = V_{CC} \text{ Max, } \overline{CE} = V_{IL}$ $f = 6 \text{ MHz, } I_{OUT} = 0 \text{ mA}$	
I _{CC2}	V _{CC} Programming Current		30	mA	Programming in Progress	
Iccs	V _{CC} Erase Current		30	mA	Erasure in Progress	
Ipps	V _{PP} Leakage Current		±10	μΑ	V _{PP} = V _{PPL}	

28F256

Preliminary

T-46-13-27

D.C. CHARACTERISTICS—TTL/NMOS COMPATIBLE (Continued)

Symbol	Parameter		Limits	Unit	Test Conditions
	- diameter	Min	Max	Oill	rest Conditions
lpp1	V _{PP} Read Current		200	μΑ	V _{PP} = V _{PPH}
I _{PP2}	V _{PP} Programming Current		30	mA	V _{PP} = V _{PPH} Programming in Progress
I _{PP3}	Vpp Erase Current		30	mA	V _{PP} = V _{PPH} Erasure in Progress
V _{IL}	Input Low Voltage	-0.5	0.8	٧	
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage		0.45	٧	I _{OL} = 2.1 mA V _{CC} = V _{CC} Min
V _{OH1}	Output High Voltage	2.4		٧	$I_{OH} = -2.5 \text{ mA}$ $V_{CC} = V_{CC} \text{ Min}$
V _{ID}	A ₉ int _e ligent Identifer™ Voltage	11.50	13,00	٧	$A_9 = V_{ID}$
liD	A ₉ inteligent Identifier™ Current		500	μΑ	$A_9 = V_{ID}$
V _{PPL}	V _{PP} during Read-Only Operations	0.00	V _{CC} + 2.0V	٧	NOTE: Erase/Program are Inhibited when Vpp = Vpp
V _{РРН}	V _{PP} during Read/Write Operations	11.40 12.50	12.60 13.00	٧	B1H; V _{PP} = 12.0V Device B2H: V _{PP} = 12.75V Device
VPPDV	V _{PPH} Difference between Erase/Program & Verify		0.20	٧	B1H; V _{PP} = 12.0V Device

D.C. CHARACTERISTICS—CMOS COMPATIBLE

Symbol	Parameter	Li	mits	Unit	Test Conditions
	i di dinotoi	Min	Max	Oint	rest Conditions
l _{Ll}	Input Leakage Current		±1.0	μΑ	V _{CC} = V _{CC} Max V _{IN} = V _{CC} or V _{SS}
ILO	Output Leakage Current		±10	μΑ	V _{CC} = V _{CC} Max V _{OUT} = V _{CC} or V _{SS}
lccs	V _{CC} Standby Current		100	μΑ	V _{CC} = V _{CC} Max CE = V _{CC} ± 2V
[†] CC1	V _{CC} Active Read Current		30	mA	$V_{CC} = V_{CC} Max, \overline{CE} = V_{IL}$ $f = 6 MHz, I_{OUT} = 0 mA$
I _{CC2}	V _{CC} Programming Current		30	mA	Programming in Progress
lcc3	V _{CC} Erase Current		30	mA	Erasure in Progress
ipps	V _{PP} Leakage Current		±10	μΑ	Vpp = VppL

28F256

PRELIMINARY

T-46-13-27

D.C. CHARACTERISTICS—CMOS COMPATIBLE (Continued)

Symbol	Parameter	Li	nits	Unit	Test Conditions
Oyumor.	· qrantotor	Min	Max	Olik	Test colluitions
lpp1	V _{PP} Read Current		200	μΑ	Vpp = VppH
lpp2	V _{PP} Programming Current		30	mA	V _{PP} ≕ V _{PPH} Programming in Progress
IPP3	Vpp Erase Current		30	mA	V _{PP} = V _{PPH} Erasure in Progress
VIL	Input Low Voltage	-0.5	0.8	٧	
VIH	Input High Voltage	0.7 V _{CC}	V _{CC} + 0.5	٧	
VOL	Output Low Voltage	·	0.45	٧	I _{OL} = 2.1 mA V _{CC} = V _{CC} Min
V _{OH1}	Output High Voltage	0.85 V _{CC}		v	$I_{OH} = -2.5$ mA, $V_{CC} = V_{CC}$ Min
V _{OH2}	Output right voltage	V _{CC} - 0.4		•	$I_{OH} = -100 \mu A$, $V_{CC} = V_{CC} Min$
VID	A ₉ int _e ligent Identifer™ Voltage	11.50	13.00	٧	$A_{\theta} = V_{ID}$
I _{ID}	A ₉ inteligent Identifier™ Current		500	μΑ	$A_9 = V_{ID}$
V _{РР} L	V _{PP} during Read-Only Operations	0.00	V _{CC} + 2.0V	٧	NOTE: Erase/Programs are Inhibited when Vpp = VppL
V _{PPH}	V _{PP} during Read/Write Operations	11.40	12.60	٧	V _{PP} = 12.0V
V _{PPDV}	V _{PPH} Difference between Erase/Program & Verify		0.20	٧	B1H; V _{PP} = 12.0V Device

CAPACITANCE(1) TA = 25°C, f = 1.0 MHz

Symbol	Parameter	Limits		Limits		Limits		Limits		Limits		Limits		Unit	Conditions
Ojimbor	a ditalliotor	Min	Max	Unit	Conditions										
CIN	Address/Control Capacitance		6	pF	V _{IN} = 0V										
Cour	Output Capacitance		12	pF	V _{OUT} = 0V										


NOTE:

A.C. TEST CONDITIONS


Input Rise and Fall Times (10% to 90%) 10 ns Input Pulse Levels V_{OL} and V_{OH1} Input Timing Reference Level V_{IL} and V_{IH} Output Timing Reference Level V_{IL} and V_{IH}

^{1.} Sampled, not 100% tested.

A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



A.C. CHARACTERISTICS—Read-Only Operations

Versions	Versions		56-170 IC2	1	56-200 1C2		56-250 1C2	Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	7
t _{AVAV} /t _{RC}	Read Cycle Time	170		200		250		ns
tELQV/tCE	Chip Enable Access Time	, ,	170		200		250	ns
tavqv/tacc	Address Access Time		170		200		250	ns
t _{GLQV} /t _{OE}	Output Enable Access Time	-	70		75		80	ns
t _{ELQX} /t _{LZ}	Chip Enable to Output in Low Z	0		0		0		ns
t _{EHQZ}	Chip Disable to Output in High Z		55		60		65	ns
tGLQX/tOLZ	Output Enable to Output in Low Z	0		0		. 0		ns
t _{GHQZ} /t _{DF}	Output Disable to Output in High Z		35		45		55	ns
t _{OH}	Output Hold from Address, CE, or OE Change(1)	0		0		0		ns
twhGL.	Write Recovery Time before Read	6		6		6		μs

NOTES:

Whichever occurs first.
 Rise/Fall Time ≤ 10 ns.




Figure 9. A.C. Waveforms for Read Operations

T-46-13-27

A.C. CHARACTERISTICS—Write/Erase/Program Operations(1)

Versions			256-170 1C2		256-200 P1C2		256-250 1C2	Unit
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	1
t _{AVAV} /t _{WC}	Write Cycle Time	170		200		250		ns
tavwL/tas	Address Set-Up Time	0		. 0		0		ns
twlax/tah	Address Hold Time	60		75		90		ns
t _{DVWH} /t _{DS}	Data Set-up Time	50		50		50		ns
twHDX/tDH	Data Hold Time	10		10		10		ns
twHGL	Write Recovery Time before Read	6		6		6		μs
^t GHWL	Read Recovery Time before Write	0		0		0		μs
telwL/tcs	Chip Enable Set-Up Time	20		20		20		ns
twhen/tch	Chip Enable Hold Time	0		0		0		ns
twrwH/twp	Write Pulse Width	50		60		75	<u> </u>	ns
twHWL/twPH	Write Pulse Width High	50		. 60		75		ns
teren	Alternate Write Pulse Width	70		80		85		ns
twwH1	Duration of Programming Operation	95	150	95	150	95	150	μs
twhwh2	Duration of Erase Operation	(2)	(2) + 5%	(2)	(2) + 5%	(2)	(2) + 5%	-
typel	V _{PP} Set-Up Time to Chip Enable Low	100		100		100		ns

NOTES:

1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to A.C. Characteristics for Read-Only Operations.

2. The duration of each erase operation is variable and is calculated in the Quick-Erase™ Algorithm. The duration of the current erase operation is equal to the truncated value of cumulative erase time (CUMTEW) divided by eight (Integer divide).

The duration of the cross operation extensive specified can exceed the calculated value by a maximum tolerance of 5% Refer.

The duration of the erase operation actually applied can exceed the calculated value by a maximum tolerance of 5%. Refer to Figure 6 for additional details.




Figure 10. A.C. Waveforms for Programming Operations





Figure 11. A.C. Waveforms for Erase Operations

28F256

Preliminary

T-46-13-27





VALID COMBINATIONS:

D28F256-170P1C2 D28F256-200P1C2 N28F256-170P1C2

D28F256-250P1C2

N28F256-200P1C2 N28F256-250P1C2

ADDITIONAL INFORMATION

	Order Number
AP-316, "Using the 28F256 Flash Memory for In-System Reprogrammable Non-Volatile Storage"	292046
ER-21, "Intel's 27F256 and 28F257 Flash Memories"	294004
ER-20, "ETOX™ Flash Memory Technology"	294005
RR-60, "ETOXTM Flash Memory Reliability Data Summary"	293002