RENESAS

HD49351BP/HBP

CDS/PGA & 10-bit A/D TG Converter

REJ03F0110-0100Z Rev.1.0 Jul 06, 2004

Description

The HD49351BP/HBP is a CMOS IC that provides CDS-PGA analog processing (CDS/PGA) suitable for CCD camera digital signal processing systems together with a 10-bit A/D converter and timing generator in a single chip. HD49351 has deleted the stripe mode, pd_mix mode, and added the 5 - 6 pulse and H_msk2 - 4 as contrasted with HD49335.

There are address map and timing generator charts besides this specification. May be contacted to our sales department if examining the details.


Functions

- Correlated double sampling
- PGA
- 10-bit ADC
- Timing generator
- Operates using only the 3 V voltage
- Corresponds to switching mode of power consumption and operating frequency 220 mW (Typ), maximum frequency: 36 MHz (HD49351HBP) 150 mW (Typ), maximum frequency: 25 MHz (HD49351BP)
- ADC direct input mode
- FBGA 65-pin package

Features

- Suppresses low-frequency noise, which output from CCD by the correlated double sampling.
- The S/H response frequency characteristics for the reference level can be adjusted using values of external parts and registers.
- High sensitivity is achieved due to the high S/N ratio and a wide dynamic range provided by a PG amplifier.
- PGA, pulse timing, standby mode, etc., is achieved via a serial interface.
- High precision is provided by a 10-bit-resolution A/D converter.
- Difference encoded gray code can be selected as an A/D output code. It is effective in suppression of solarization (wave pattern). It is patented by Renesas.
- Timing generator generates the all of pulse which are needed for CCD driving.

Pin Arrangement



Pin Description

BGA	PAD				Analog(A) or	
Pin No.	No.	Symbol	Description	I/O	Digital(D)	Remarks
K1	1	ID	Odd/even number line detecting pulse output pin	0	D	2 mA/10 pF
J1	2	DVss1, 2	CDS Digital ground + ADC output buffer ground (0V)	_	D	
H1 to D2	3 to 12	D0 to D9	Digital output (D0; LSB, D9; MSB)	0	D	2 mA/10 pF
C1	13	DVdd2	ADC output buffer power supply (3 V)	_	D	
C2, C3	14	Dvss3	General ground for TG (0V)	_	D	
B1	15	CLK_in	CLK input (max 72 MHz)	Ι	D	
A1	16	HD_in	HD input	Ι	D	
A2	17	VD_in	VD input	Ι	D	
B2	18	Reset	Hardware reset (for DLL reset)	Ι	D	Schmitt trigger
A3	19	RG	Reset gate pulse output	0	D	3 mA/10 pF
B3	20	DVdd3	General power supply for TG (3V)	_	D	
B4	21	DVdd4	H1,2 buffer power supply (3 V)	_	D	
A4	22	H1	H.CCD transfer pulse output-1	0	D	30 mA/165 pF
B5	23	1/2clk_o	CLK_in 2 divided output. 3 divided output at 3 divided mode	0	D	2 mA/10 pF
A5	24	Dvss4	H1,2 buffer ground (0 V)	_	D	
B6	25	Dvss4	H1,2 buffer ground (0 V)	_	D	
A6	26	H2	H.CCD transfer pulse output-2	0	D	30 mA/165 pF
B7	27	1/4clk_o	CLK_in 4 divided output. 6 divided output at 3 divided mode	0	D	2 mA/10 pF
B8	28	DVdd4	H1,2 buffer power supply (3 V)	_	D	
A7	29	DVdd3	General power supply for TG (3 V)	_	D	

RENESAS


Pin Description (cont.)

BGA					Analog(A) or	Demonitor
Pin No.	No.	Symbol	Description	1/0	Digital(D)	Remarks
A8	30	XV1	V.CCD transfer pulse output-1	0	D	2 mA/10 pF
A9	31	XV2	V.CCD transfer pulse output-2	0	D	2 mA/10 pF
A10	32	XV3	V.CCD transfer pulse output-3	0	D	2 mA/10 pF
B10	33	XV4	V.CCD transfer pulse output-4	0	D	2 mA/10 pF
B9	34	CH1	Read out pulse output-1	0	D	2 mA/10 pF
C10	35	CH2	Read out pulse output-2	0	D	2 mA/10 pF
C9	36	CH3	Read out pulse output-3	0	D	2 mA/10 pF
D9	37	CH4	Read out pulse output-4	0	D	2 mA/10 pF
D10	38	XSUB	Pulse output for electronic shutter	0	D	2 mA/10 pF
E9	39	SUB_SW	SUB voltage control output-1. Input the ADCK when 61 pin is Hi	I/O	D	2 mA/10 pF
E10	40	SUB_PD	SUB voltage control output-2	0	D	2 mA/10 pF
F9	41	STROB	Flash control output. Input Vgate at Hi of 61pin	I/O	D	2 mA/10 pF
F10	42	DVss3	General ground for TG (0 V)	_	D	
G9	43	AVss	Analog ground (0 V)	_	A	
H9	44	ADC_in	A/D converter input pin	I	A	
G10	45	BIAS	Bias standard resistance (33 k Ω for Gnd)	_	A	
H10	46	VRB	ADC bottom standard voltage (0.1 μ F for Gnd)		A	
K10	47	VRT	ADC top standard voltage (0.1 µF for Gnd)	_	A	
J10	48	VRM	ADC middle standard voltage (0.1 μ F for Gnd)	_	A	
J9	49	Avdd	Analog power supply (3 V)	_	A	
K9	50	BLK_C	Black level C pin (1000pF for Gnd)	_	A	
K8	51	CDS_in	CDS input pin	1	A	
J8	52	AVdd	Analog power supply (3 V)		A	
K7	53	BLKFB	Black level FB pin (1 µF between BLKFB and BLKSH)	1	A	
K6	54	BLKSH	Black level S/H pin	0	A	
J7	55	AVss	Analog ground (0 V)		A	
J6	56	Test2	H: Normal operation, L: CDS single operation mode	1	D	
50	50	16312	Input 36; PBLK at testing, Input 37; OBP, Input 38; CPDM, Input 39; ADCLK, Input 40; SP2, Input 41; SP1	I	D	
J5	57	Test1	L: Slave mode, H: Master mode	I	D	
K5	58	DLL_C	Analog delay DLL external C pin (100 pF for Gnd)	0	А	
J4	59	Dvdd1	Digital power supply (3 V) CDS, PAG, ADC part	_	D	
K4	60	MON	Pulse monitor (SP1, SP2, ADCLK, OBP, CPDM, PBLK output)	0	D	2 mA/10 pF
J3	61	41cont	Input STROB = pin 41, Input SUB_SW = pin 39 at Low Input Vgate = pin 41, Input ADCK = pin 39 at Hi	I	D	
J2	62	CDS_CS	Serial data CS at CDS part	I	D	
K3	63	SDATA	Input serial data	I	D	
K2	64	SCK	Input serial clock	I	D	

Input/Output Equivalent Circuit

Pin Name		Equivalent Circuit
Digital output	D0 to D9, RG, H1A to H2B, XV1 to XV4, CH1 to CH4, XSUB, SUB_SW, SUB_PD, STROB, MON	DIN DIN DIN DIN DIGital output T T T T
Digital input	ADCLK, OBP, CPDM, SP1,2, PBLK, CS, SCK, SDATA, CLK_in, HD_in, VD_in	Digital
Analog	CDS_in	CDS_in
	ADC_in	ADC_in
	BLKSH, BLKFB, BLKC	
	VRT, VRM, VRB	
	BIAS	

Block Diagram



Internal Functions

Functional Description

- CDS input
 - CCD low-frequency noise is suppressed by CDS (correlated double sampling).
 - The signal level is clamped at 14 LSB to 76 LSB (set by resister: 5 bit 2 LSB step controls) during the OB period. *¹
 - Gain can be adjusted using 8 bits of register (0.132 dB steps) within the range from -2.36 dB to 31.40 dB. $*^2$
- ADC input
 - The center level of the input signal is clamped at 512 LSB (Typ).
 - Gain can be adjusted using 8 bits of register (0.01784 times steps, register settings) within the range from 0.57 times (-4.86 dB) to 5.14 times (14.22 dB). *²
 - Automatic offset calibration of PGA and ADC
- DC offset compensation feedback for CCD and CDS
- Pre-blanking
 - Digital output is fixed at clamp level
- Digital outputs enable function

Note: 1. It is not covered by warranty when 14 LSB settings

2. Full-scale digital output is defined as 0 dB (one time) when 1 V is input.

Operating Description

Figure 1 shows CDS/PGA + ADC function block.




Figure 1 CDS/PGA Functional Block Diagram

1. CDS (Correlated Double Sampling) Circuit

The CDS circuit extracts the voltage differential between the black level and a signal including the black level. The black level is directly sampled at C1 by using the SP1 pulse, buffered by the SHAMP, then provided to the CDSAMP.

The signal level is directly sampled at C2 by using the SP2 pulse, and then provided to CDSAMP (see figure 1). The difference between these two signal levels is extracted by the CDSAMP, which also operates as a programmable gain amplifier at the previous stage. The CDS input is biased with VRT (2 V). During the PBLK period, the above sampling and bias operation are paused.

2. PGA Circuit

The PGAMP is the programmable gain amplifier for the latter stage. The PGAMP and the CDSAMP set the gain using 8 bits of register.

The equation below shows how the gain changes when register value N is from 0 to 255.

In CDSIN mode: Gain = $(-2.36 \text{ dB} + 0.132 \text{ dB}) \times \text{N}$ (LOG linear).

In ADCIN mode: Gain = $(0.57 \text{ times} + 0.001784 \text{ times}) \times \text{N}$ (linear).

Full-scale digital output is defined as 0 dB (one time) when 1 V is input.

3. Automatic Offset Calibration Function and Black-Level Clamp Data Settings The DAC DC voltage added to the output of the PGA amplifier is adjusted by automatic offset calibration. The data, which cancels the output offset of the PGA amplifier and the input offset of the ADC, and the clamp data (14 LSB to 76 LSB) set by register are added and input to the DAC. The automatic offset calibration starts automatically after the RESET mode set by register is cancelled and

terminates after 40,000 clock cycles (when fclk = 40.0 MHz, 1.0 ms, fclk = 20.0 MHz, 2.0 ms).

 DC Offset Compensation Feedback Function Feedback is done to set the black signal level input during the OB period to the DC standard, and all offsets (including the CCD offset and the CDSAMP offset) are compensated for.

The offset from the ADC output is calculated during the OB period, and SHAMP feedback capacitor C3 is charged by the current DAC (see figure 1).

The open-loop differential gain ($\Delta Gain/\Delta H$) per 1 H of the feedback loop is given by the following equation. 1H is the one cycle of the OBP.

 Δ Gain/ Δ H = 0.078/(fclk × C3) (fclk: ADCLK frequency, C3: SHAMP external feedback capacitor)

Example: When fclk = 20 MHz and C3 = 1.0 μ F, Δ Gain/ Δ H = 0.0039

DC offset compensation per 1 H (LSB) = $0.0039 \times \text{Offset error (LSB)}^{\text{Note)}}$

Note: There is a maximum value in the above-mentioned amount of offset errors.

When the PGAMP gain setting is changed, the high-speed lead-in operation state is entered, and the feedback loop gain is increased by a multiple of N. Loop gain multiplication factor N can be selected from 4 times, 8 times, 16 times, or 32 times by changing the register settings (see table 1). Note that the open-loop differential gain $(\Delta Gain/\Delta H)$ must be one or lower. If it is two or more, oscillation occurs.

The time from the termination of high-speed lead-in operation to the return of normal loop gain operation can be selected from 1 H, 2 H, 4 H, or 8 H. If the offset error is over 16 LSB, the high-speed lead-in operation continues, and when the offset error is 16 LSB or less, the operation returns to the normal loop-gain operation after 1 H, 2 H, 4 H, or 8 H depending on the register settings. (Refer to table 2.)

Table 1	Loop Gain Multiplication Factor during
	High-Speed Lead-In Operation

HGair (register	Multiplication	
[0]	[1]	Factor N
L	L	× 4
Н	L	× 8
L	Н	× 16
Н	Н	× 32

Table 2	High-Speed Lead-In Operation
	Cancellation Time

Cancer	lation Time	
HGsto (register	Cancellation	
[0]	Time	
L	L	1 H
Н	L	2 H
L	Н	4 H
Н	H	8 H

5. Pre-Blanking Function

During the PBLK input period, the CDS input operation is separated and protected from the large input signal. The ADC digital output is fixed to clamp data (14 to 76 LSB).

6. ADC Digital Output Control Function

The ADC digital output includes the functions output enable, code conversion, and test mode. Tables 3, 4 and 5 show the output functions and the codes.

 Table 3
 ADC Digital Output Functions

STBY	TEST0	EST1	LINV	MINV	PBLK	ADC Digital Output	Oneverting Mode		
		H					Operating Mode		
Н	Х	Х	Х	Х	Х	Hi-Z	Low-power wait state		
L	Х	Х	Х	Х	Х	Hi-Z	Output Hi-Z		
	L	L	L	L	L	Same as in table 4.	Normal operation		
			L	Н	L	D9 is inverted in table 4.			
			Н	L	L	D8 to D0 are inverted in table 4.			
			Н	Н	L	D9 to D0 are inverted in table 4.			
			Х	Х	Н	Output code is set up to Clamp Level.	Pre-blanking		
		Н	L	L	L	Same as in table 5.	Normal operation		
			L	Н	L	D9 is inverted in table 5.			
			Н	L	L	D8 to D0 are inverted in table 5.			
			Н	Н	L	D9 to D0 are inverted in table 5.			
			Х	Х	Н	Output code is set up to Clamp Level.	Pre-blanking		
	Н	Х	Ĺ	L	Х	H L H L H L H L H L	Test mode		
			L	Н	Х				
			Н	Г	Х				
			Н	Н	Х				

Note: 1. STBY, TEST, LINV, and MINV are set by register.

Table 4ADC Output Code (Binary)

Output	Pin		D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Output	Steps 0		L	L	L	L	L	L L	ιL	L	L	L
codes	1		L	L	L	L	L	L	L	L	L	Н
	2		L	L	L	L	L	L	L L	L	н	L
	3		L	L	L	L	L	L	L	L	н	н
	4		L	L	L	L	L	L	į L	н	L	L
	5		L	L	L	L	L	L	L L	Н	L	Н
	6	-	L	L L	: L	L	L	¦ L	¦ L	; H	H	¦ L
	i		:	:	:	1	: :	:	:	:	:	:
	511		L	н	н	Н	Н	н	Н	н	Н	н
	512		Н	L	L	L	L	L	L	L	L	L
			÷									
	1020		Н	н	Н	н	н	н	, н	н	L	L
	1021		Н	Н	Н	H	Н	H	; H	Н	L	i H
	1022		Н	; H	; H	; H	H	; H	; H	; H	H	L L
	1023		Н	H	H H	H H	H	H	Η	H	Н	H

Table 5ADC Output Code (Gray)

Output	Pin	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Output	Steps 0	L	L	L	L	L	L	L	L	L	L
codes	1	L	L	L	L	L	L	L	L	L	Н
	2	L	L	L	L	L	L	L	L	н	н
	3	L	L	L	L	L	L	L	L	н	L
	4	L	L	L	L	L	L	L	Н	н	L
	5	L	L	L	L	L	L	L	H	Н	Н
	6	L	: L	L L	L	L	L L	L L	H I	L	H H
		:	:	:	: :	:	: :	:	1	: :	: :
	511	L	Н	L	L	L	L	L	L	L	L
	512	Н	н	L	L	L	L	L	L	L	L
	:	:								:	
	1020	Н	L	L	L	L	L	L	L	н	L
	1021	Н	L	L	L	L	L	L	L	Н	Н
	1022	Н	; L	¦ L	L	¦ L	¦ L	: L	; L	L	H
	1023	Н	¦ L	L	L	L	L	L	L	L	L

7. Adjustment of Black-Level S/H Response Frequency Characteristics The CR time constant that is used for sampling/hold (S/H) at the black level can be adjusted by changing the register settings, as shown in table 6.

Table 6	SHSW CR Time Constant Setting	
		SHSW-fe

		SHSW-fsel (Register setting)															
	[0] [1] [2] [][1][2][3][0][1][3][0][1][3][0][1][2][3][0][1][2][3][0][1][2][3][0][1][2][3]][0][1]	[2] [3]				
	LLL	LH	LLL	L	HL	L	HH	LL	L	LH	LH	LH	L	L	HHL	H H	HL
CR Time Constant (Typ)	2.20 nse	c 2.3	0 nsec	2.5	i1 nse	ec	2.64	nsec	2.9	3 nse	c 3.	11 ns	ec	3.5	2 nsec	3.77	nsec
(cutoff frequency conversion)	(72 MHz)) (69) MHz)	(63	3 MHz	<u>z</u>)	(60 I	MHz)	(54	MHz) (5	1 MH	z)	(45	MHz)	(42 N	/Hz)
		SHSW-fsel (Register setting)															
								<u>, , , , , , , , , , , , , , , , , , , </u>	<u> </u>			<u> </u>					1
		101 [01	F41 F01 F0		F41 FOT									LULU I	C1 [C01 C0	1 601 64	
	[0] [1] [2]	[3] [0]	[1][2][3] [0]	[1] [2]	[3]	[0] [1][2][3] [0]	[1] [2]	[3] [0]	[1] [2] [3]	[0]	[1] [2] [3][0][1]	[2] [3]
	[0] [1] [2] L L L	[3] [0] H H	[1] [2] [3 L L F][0] L	[1] [2] H L		[0] [1 H H] [0] L		[3] [0] H H				[1] [2] [3 H H H		
CR Time Constant (Typ)	[0] [1] [2] [L L L 4.40 nse		[1] [2] [3 L L F 0 nsec	L	HL	Η	HH		L		HH		Η	L		HH	HH

8. The SHAMP frequency characteristics can be adjusted by changing the register settings and the C4 value of the external pin.

The settings are shown in table 7.

Values other than those shown in the table 7 cannot be used.

BLKC ⊖ <u>⊥</u>c

Recommendation value of C is 1000 pF

Table 7 **SHAMP Frequency Characteristics Setting**

			S	HA-fsel (Reg	gister settin	g)		
LoPwr	[0]	[1]	[0]	[1]	[0]	[1]	[0]	[1]
(Register setting)	L	L	Н	L	L	Н	Н	Н
"Lo"	680	MHz 0 pF) pF)	1000	MHz 00 pF 0 pF)	75 N 1300 (300		1800	MHz 0 pF 0 pF)
"Hi"	1000	MHz)0 pF) pF)	1500	MHz 00 pF 0 pF)	32 M 2200 (750	0 pF	24 M 2700 (820	0 pF

Note: Upper line : SHAMP cutoff frequency (Typ) Middle line : Standard value of C4 (maximum value is not defined) Lower line : Minimum value of C4 (do not set below this value)

Timing Chart




Figure 2 shows the timing chart when CDS_in and ADC_in input modes are used.

Figure 2 Output Timing Chart when CDS_in and ADC_in Input Modes are Used

- The ADC output (D0 to D9) is output at the rising edge of the ADCLK in both modes.
- Pipe-line delay is ten clock cycles when CDS_in is used and nine when ADC_in is used.
- In ADC_in input mode, the input signal is sampled at the rising edge of the ADCLK.

Detailed Timing Specifications

Detailed Timing Specifications when CDS_in Input Mode is Used

Figure 3 shows the detailed timing specifications when the CDS_in input mode is used, and table 8 shows each timing specification.




Figure 3 Detailed Timing Chart when CDS_in Input Mode is Used

No.	Timing	Symbol	Min	Тур	Max	Unit
(1)	Black-level signal fetch time	t _{CDS1}	—	(1.5)		ns
(2)	SP1 'Hi' period	t _{CDS2}	Typ × 0.8	1/4f _{CLK}	Typ × 1.2	ns
(3)	Signal-level fetch time	t _{CDS3}	—	(1.5)		ns
(4)	SP2 'Hi' period	t _{CDS4}	$Typ \times 0.8$	1/4f _{CLK}	Typ $ imes$ 1.2	ns
(5)	SP1 falling to SP2 falling time	t _{CDS5}	Typ × 0.85	1/2f _{CLK}	Typ × 1.15	ns
(6)	SP1 falling to ADCLK rising inhibit time	t _{CDS6}	—	(5)		ns
(7), (8)	ADCLK t _{WH} min./t _{WL} min	t _{CDS7,8}	11	_		ns
(9)	ADCLK rising to digital output holding time	t _{CHLD9}	_	(7)		ns
(10)	ADCLK rising to digital output delay time	t _{COD10}	_	(16)		ns

OBP Detailed Timing Specifications

Figure 4 shows the OBP detailed timing specifications.

The OB period is from the fifth to the twelfth clock cycle after the OB pulse is inputted. The average of the black signal level is taken for eight input cycles during the OB period and it becomes the clamp level (DC standard).




Figure 4 OBP Detailed Timing Specifications

Detailed Timing Specifications at Pre-Blanking

Figure 5 shows the pre-blanking detailed timing specifications.




Figure 5 Detailed Timing Specifications at Pre-Blanking

Detailed Timing Specifications when ADC_in Input Mode is Used

Figure 6 shows the detailed timing chart when ADC_in input mode is used, and table 9 shows each timing specification.





Figure 6 Detailed Timing Chart when ADC_in Input Mode is Used

Table 9 Timing Specifications when ADC_in Input Mode is Used


No.	Timing	Symbol	Min	Тур	Max	Unit
(1)	Signal fetch time	t _{ADC1}		(6)	—	ns
(2), (3)	ADCLK t _{WH} min./t _{WL} min.	t _{ADC2, 3}	Typ imes 0.85	1/2f _{ADCLK}	Typ × 1.15	ns
(4)	ADCLK rising to digital output hold time	t _{AHLD4}	—	(14.5)	—	ns
(5)	ADCLK rising to digital output delay time	t _{AOD5}	—	(23.5)	_	ns

Dummy Clamp

It adjusts the mis-clamp which occurs when taking the photo under the highlight conditions. (Like a sun) Normally it woks with the OB clamp, however when black level is out of the range caused by hightlight enter to OB part, it changes to clamp processing by dummy bit level. Resister settings are follows.



D8, D9 (DMCG) of address H'F7 The amount of feed back current can be reduced with only dummy clamp. Data = 0:1/4 1:1/8 2:1/16 3:1/32






Figure 7 Internal Bias Circuitry

Absolute Maximum Ratings

 $(Ta = 25^{\circ}C)$ Item Symbol Ratings Unit Power supply voltage Vdd(max) 4.1 V Power dissipation Pt(max) 500 mW Operating power supply voltage Vopr 2.70 to 3.45 V V V_{IN}(max) -0.3 to AVdd +0.3 Analog input voltage Digital input voltage V_I(max) -0.3 to DVdd +0.3 V -10 to +75 °C Operating temperature Topr -55 to +125 °C Storage temperature Tstg

Note: AVdd, AVss are analog power source systems of CDS, PGA, and ADC.

DVdd1, DVss1 are digital power source systems of CDS, PGA and ADC.

DVdd2, DVss2 are buffer power source systems of ADC output.

DVdd3, DVss3 are general digital power source systems of TG.

DVdd4, DVss4 are buffer power source systems of H1 and H2.

• Pin 2 multi bonds the DVss1 and DVss2

• When pin 64 is set to Low, pin 41 = STROB output, pin 39 = SUB_SW output When Hi, pin 41 = Vgate input, pin 39 = ADCLK input

Electrical Characteristics

(Unless specified, Ta = 25 °C, AVdd = 3.0 V, DVdd = 3.0 V, and R_{BIAS} = 33 k Ω)

• Items Common to CDS_in and ADC_in Input Modes

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks		
Power supply voltage range	Vdd	2.70	3.00	3.45	V				
Conversion frequency	f _{CLK} hi	20	_	36	MHz	LoPwr = low *1	HD49351HBP		
	f _{CLK} low	5.5	_	25	MHz	LoPwr = high	HD49351BP		
Digital input voltage	V _{IH2}	$2.25 imes rac{\text{DVdd}}{3.0}$	_	DVdd	V		All of digital inpur pin		
	V _{IL2}	0	_	$0.6 imes rac{DVdd}{3.0}$	V		- '		
Digital output voltage	V _{OH}	DVdd –0.5	_	_	V	I _{OH} = -1 mA			
	V _{OL}	_	_	0.5	V	$I_{OL} = +1 \text{ mA}$			
Digital input current	I _{IH}	_	_	50	μA	$DVdd = V_{IH} = 3.0 V$			
	IL	-50	_	—	μA	$V_{IL} = 0 V$			
Digital output current	I _{OZH}	_	_	50	μA	V _{OH} = Vdd			
	I _{OZL}	-50	_	—	μA	$V_{OL} = 0 V$			
ADC resolution	RES	—	10	—	bit				
ADC integral linearity	INL	—	(2)	—	LSBp-p	f _{CLK} = 20 MHz			
ADC differential linearity	DNL	—	(±0.3)	—	LSB	f _{CLK} = 20 MHz	*2		
Sleep current	I _{SLP}	-100	0	100	μA	Fix digital input pin to 0 V, output pin should open			
Standby current	I _{STBY}	—	3	5	mA	Fix digital I/O pin to 0 V			
Digital output Hi-Z delay	t _{HZ}	_	_	100	ns	$R_L = 2 k\Omega$,	Refer to figure 7		
time	t _{LZ}		_	100	ns	C _L = 10 pF			
	t _{zH}	_	_	100	ns	_			
	t _{ZL}	_	_	100	ns	=			

Notes: 1. It is expressing on the frequency in an analog circuit part. Please keep in your mind that TG part has 2 divided, 3 divided mode.

2. Differential linearity is the calculated difference in linearity errors between adjacent codes.

3. Values within parentheses () are for reference.

Electrical Characteristics (cont.)

(Unless specified, Ta = 25°C, AVdd = 3.0 V, DVdd = 3.0 V, and R_{BIAS} = 33 k Ω)

•	Items for	CDS_	in Input	Mode
---	-----------	------	----------	------

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks
Consumption current (1)	I _{DD1}	_	(65)	—	mA	f _{CLK} = 36 MHz	CDS_in mode
							LoPwr = low
Consumption current (2)	I _{DD2}	_	(50)	_	mA	$f_{CLK} = 20 \text{ MHz}$	CDS_in mode
							LoPwr = high
CCD offset tolerance range	V _{CCD}	(–150)	—	(150)	mV		
Timing specifications (1)	t _{CDS1}	_	(1.5)	—	ns		Refer to table 8
Timing specifications (2)	t _{CDS2}	Typ imes 0.8	1/4f _{CLK}	Typ × 1.2	ns		
Timing specifications (3)	t _{CDS3}	_	(1.5)	—	ns		
Timing specifications (4)	t _{CDS4}	Тур × 0.8	1/4f _{CLK}	Typ × 1.2	ns		
Timing specifications (5)	t _{CDS5}	$Typ \times 0.85$	1/2f _{CLK}	Typ × 1.15	ns		
Timing specifications (6)	t _{CDS6}	-	(5)	_	ns		
Timing specifications (7)	t _{CDS7}	11			ns		
Timing specifications (8)	t _{CDS8}	11	_	—	ns		
Timing specifications (9)	t _{CHLD9}	_	(7)	—	ns	C _L = 10 pF	
Timing specifications (10)	t _{COD10}	_	(16)	—	ns	C _L = 10 pF	
Clamp level	CLP(00)	_	(14)	—	LSB		
	CLP(09)	_	(32)	_	LSB		
	CLP(31)	_	(76)	—	LSB		
PGA gain at CDS input	PGA(0)	-4.4	-2.4	-0.4	dB		
	PGA(63)	4.1	6.1	8.1	dB		
	PGA(127)	12.5	14.5	16.5	dB		
	PGA(191)	21.0	23.0	25.0	dB		
	PGA(255)	29.4	31.4	33.4	dB		

Note: Values within parentheses () are for reference.

• Items for ADC_in Input Mode

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Remarks
Consumption current (3)	I _{DD3}	_	(35)	_	mA	f _{CLK} = 36 MHz	ADC_in mode LoPwr = low
Consumption current (4)	I _{DD4}	_	(20)	_	mA	$f_{CLK} = 25 \text{ MHz}$	ADC_in mode LoPwr = high
Timing specifications (11)	t _{ADC1}	_	(6)	_	ns		Refer to table 9
Timing specifications (12)	t _{ADC2}	$Typ \times 0.85$	1/2f _{ADCLK}	Typ × 1.15	ns		
Timing specifications (13)	t _{ADC3}	Typ × 0.85	1/2f _{ADCLK}	Typ × 1.15	ns		
Timing specifications (14)	t _{AHLD4}	_	(14.5)	—	ns	C _L = 10 pF	
Timing specifications (15)	t _{AOD5}	—	(23.5)	—	ns	C _L = 10 pF	
Input current at ADC input	IIN _{CIN}	-110	—	110	μA	V_{IN} = 1.0 to 2.0 V	
Clamp level at ADC input	OF2	462	512	562	LSB		
PGA gain at ADC input	GSL(0)	0.45	0.57	0.72	Times		
	GSL(63)	1.36	1.71	2.16	Times		
	GSL(127)	2.27	2.86	3.60	Times		
	GSL(191)	3.18	4.00	5.04	Times		
	GSL(255)	4.08	5.14	6.47	Times		

Note : Values within parentheses () are for reference.

Serial Interface Specifications

Timing Specifications




Figure 8 Serial Interface Timing Specifications


Item	Min	Max	Note
fscк	_	5 MHz	
t _{INT1,2}	50 ns	_	
t _{su}	50 ns		
t _{ho}	50 ns	_	

- tes: 1. 3 byte continuous communications.
 - 2. Input SCK with 24 clock when CS is Low.
 - 3. It becomes invalid when data communications are stopped on the way.
 - 4. Data becomes a default with hardware reset.
 - 5. Input more than double frequency of SCK to the CLK_in when transfer the serial data.

The Kind of Data

H'FF

Data address has 256 type. H'00 to H'FF



Address map of each data referred to other sheet.

Details of timing generator refer to the timing chart on the other sheet together with this specification. This specification only explains about the data of CDS part.

Explanation of Serial Data of CDS Part

Serial data of CDS part are assigned to address H'F0 to H'F8. Functions are follows.



PGA gain (D0 to D7 of address H'F0)

Details are referred to page 6 block diagram.

At CDS_in mode: -2.36 dB + 0.132 dB × N (Log linear)

At ADC_in mode: 0.57 times + 0.01784 times × N (Times linear)

*: Full-scale digital output is defined as 0 dB when 1 V is input.

Above PGA gain definition means input signal 1 Vp-p to CDS_in , and set N = 18 (correspond 2.36 dB), and then PGA outputs the 2 V full-range, and also ADC outputs the full code (1023).

This mean offset gain of PGA has 6 dB - 2.36 dB = 3.64 dB, therefore it should be decided that how much dB add on.




Figure 9 Level Dia of PGA

Test_I1 (D13 to D15 of address H'F0)

It controls the standard current of analog amplifier systems of CDS, PGA. Use data = 4 (D15 = 1) normally. When data = 0, 50% current value with default

When data = 4, default

When data = 7, 150% current value with default

1 1 1 0 0 1 D4 D3 D2	D1 D0 D15 D14 D13 D12 D11 D10 D9 D8
test0 → //INV →	

SLP and STBY (D0, D1 of address H'F1)


SLP: Stop the all circuit. Consumption current of CDS part is less than 10 µA. Start up from offset calibration when recover is needed.

STBY: Only the standard voltage generating circuit is operated. Consumption current of CDS part is about 3 mA. Allow 50 H time for feedback clamp is stabilized until recover.

- Output mode (D2 to D4 of address H'F1 and address H'F4 of D6) It is a test mode. Combination details are page 8. Normally set to all 0.
- SHA-fsel (D8 to D9 of address H'F1) It is a LPF switching of SH amplifier. Frequency characteristics are referred to page 9. To get rough idea, set the double cut off frequency point with using.
- SHSW-fsel (D10 to D13 of address H'F1) It is a time constant which sampling the black level of SH amplifier. Frequency characteristics are referred to page 9. To get rough idea, set the double cut off frequency point with using. S/N changes by this data, so find the appropriate point with set data to up/down.
- Test_I2 (D14 to D15 of address H'F1)

Current of ADC analog part can be set minutely. Normally use data = 0.

- 0: Default (100%)
- 1: 150%
- 2: 50%
- 3: 80%



- Clamp (D0 to D4 of address H'F2) Determine the OB part level with digital code of ADC output. Clamp level = setting data × 2 + 14 Default data is 9 = 32 LSB.
- HGstop-Hsel, HGain-Nsel (D8 to D11 of address H'F2)
 Determine the lead-in speed of OB clamp. Details are referred to page 7. PGA gain need to be changed for switch the high speed leading mode. Transfer the gain +1/-1 to previous field, its switch to high speed leading mode.
- Low_PWR (D12 of address H'F2) Switch circuit current and frequency characteristic.
 Data = 0: 40 MHz guarantee
 Data = 1: 25 MHz guarantee
- ADSEL (D14 of address H'F2)
 Data = 0: Select CDS_in
 Data = 1: Select ADC_in
- Reset (D15 of address H'F2) Software reset. Data = 1: Normal

Data = 0: Reset

Offset calibration should be done when starting up with using this bit. Details are referred to page 23.

[Add	ress						S	TD1[7	7:0] (I	1				SI	FD2[1	5:8] ((H)		
	1	1	1	1	0	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0	D15 D14	D13	D12	D11	D10	D9	D8

• Address H'F3 are all testing data. Normally set to all 0., or do not transfer the data.

			Addr	000						ST.	D1[7:0	1 /1)					C.	יוכחד	15:8] (ц)		
	1	1		0	1	0	0	D7 C	06			- · ·) D2	D1	D0					2 D11	· ·	D9	D8
<u> </u>			'	0	1	0	0						DZ			<u> </u>						5	
							VE) latch	F	-112_E	Buff		ſ	MON	l				(Gray_te	st	Gray	code
•	MON	(D0	to D2	of ac	dres	s H'F4	.)																
						put to	·	MON (pin	60).													
						Fix to					1, AE	CL	K										
			١	Whe	n 2,	SP1			Ν	/hen	3, SF	2											
			١	Whe	n 4,	OBP			Ν	/hen	5, PE	LK											
			١	Whe	n 6,	CPDN	Λ		Ν	/hen	7, DL	L_t	test										
•	H12E	Baff (I	D3 to I	D6 of	f add	ress H	'F4)																
	Selec	t the l	buffer	size	whic	h outp	ut to	pin H	1A,	H2A	(pin 2	2, 2	26).										
			2 mA b																				
		D4: 4	1 mA b	ouffe	er																		
			l0 mA																				
		D6: 1	l4 mA	buf	fer																		
	Abov	e data	a can b	oe on	/off i	ndivid	uall	y. Def	ault	is De	5 can b	e o	n on	ly. (1	18 m.	A bu	ffer)						
•	VD la	atch (]	D7 of	addro	ess H	I'F4)																	
						a is de						0											
		Data	= 1: (Gain	data	a is de	tern	nined	whe	en VE) risin	g											
•	Gray	(D8 t	o D9 c	of ad	dress	H'F4))																
	ADC	outpu	ut code	e can	be c	hange	to fo	ollowii	ng ty	pes.	Diffe	enti	ial c	ode i	is me	ntion	ed to	nex	t pag	e.			
_	Gray	Code	ə [1]	Gra	ay Co	ode [0]		Outpu	t Co	de													
_	0			0				Binary	cod	е													
_	0			1				Gray c	ode														
_	1			0				Differe	ntial	enco	oded b	inar	у										
_	1			1				Differe	ntial	enco	oded g	ray											

• Gray_test (D10 to D12 of address H'F4)

Data which determine the differential code and standard phase of gray code.

- Gray code (D8 to D12 of address H'F4)
- ADC output code can be change to following type by differential code gray SW (D9, D8). Binary code at D8: 0, Gray code at D8: 1 Normal at D9: 0, differential code at D9: 1

Differential code and gray code are recommended for this countermeasure. Figure 10 indicates circuit block. When luminance signal changes are smoothly, the number of bit of switching digital output bit can be reduced and easily to reduce the ripple using this function. This function is especially effective for longer the settings of sensor more than clk = 30 MHz, and ADC output.

Figure 12 indicates the timing specifications.

Standard Phase (D11)	Standard Data Output timing at Selecting the Differential Code	•
0	Third and fourth	
0	Fourth and fifth	
1	Fifth and sixth	
1	Sixth and seventh	
		Phase (D11)Selecting the Differential Code0Third and fourth0Fourth and fifth1Fifth and sixth

adck phase (D12): ADCK polar to OBP
When 0: Select positive edge
When 1: Select negative edge

Note: Color filter is different1 in the number of pixels with odd number and even number therefore first 2 pixcels should be standard.








Figure 10 Differential Code and Gray Code Circuit









Rev.1.0, Jul 06, 2004, page 20 of 28

			Add	ress						S	TD1[7:0] (L)					ST	D2[1	5:8] (H)	
1	1	1	1	0	1	0	1	D7	D6	D5	D4	D3	D2	D1	D0				D12	D11	D10 D9	D8
										\square		\subseteq	$ \longrightarrow $	<u> </u>	~	,				<u> </u>		
								ΡF	RG	P AD	OCLK	PS	SP2	P	SP1				DLL		DLL	
								_		_		-		-				C	urrent	t	steps	
																			arronn		otopo	
			Add	ress						S	TD1[7:0] (L)						D2[1			
1	1	1	Add 1	ress 1	0	0	0		D6	S D5	TD1[D4	7:0] (L) D2	D1	D0	D15	D14		D2[1	5:8] (D8
1	1	1	Add 1	ress 1	0	0	0		D6		-	7:0] (D1	D0	D15	D14	ST	D2[1	5:8] (H)	D8
1	1	1	Add 1	ress 1	0	0	0				D4	7:0] (D2	D1 P SP		D15		ST	D2[1:	5:8] (H)	

• Address H'F5 sets the DLL delay time and selects the 1/4 phase. Details are on the next page. And D15 of address H'F8 can switch 2/3 divided mode but ensure that this address data relative to valid/invalid.

	D15 of address H'F8 = 0	D15 of address H'F8 = 1
Divided mode	Select the 2 divided, 1/4 phase	Select the 3 divided, 1/6 phase
D0 to D7 of address H'F5	Valid	Invalid
D0 to D14 of address H'F8	Invalid	Valid

• Phase settings of high speed pulse (address H'F5 to H'F8)

 Select the 1/4 phase from figure 13 at 2 divided mode (D15 = 0 of address H'F8). Select the 1/6 phase from figure 14 at 3 divided mode (D15 = 1 of address H'F8).P_SP1, P_SP2, P_ADCLK, P_RG

(2) Then select the necessary delay time from figure 15.
DL_SP1, DL_SP2, DL_RG, DL_ADCLK
 RG can be set both of rising / falling edge optionally.




Figure 13 2 Divided Mode, 1/4 Phase Select (Valid at D15 = 0 of address H'F8)




Figure 14 3 Divided Mode, 1/6 Phase Select (Valid at D15 = 1 of address H'F8)

Default Value of Each Phases

	P_SP1	P_SP2	P_ADCLK	P_RG	
2 divided mode	1	2	1	0	
3 divided mode	0	3	1	5	

Note: 50% of duty pulse makes tr, tf of RG by DLL.




Figure 15 Analog Delay (DLL) Circuit Block.

- CDS_test (D12 of address H'F6) It is testing data. Normally set to 0.
- Dummy clamp current (D9 to 8 of address H'F7) Data = When 0, 1/4 When 1, 1/8 When 2, 1/16 When 3, 1/32

Details are refer to page 13.

• Dummy clamp threshold (D12 to 10 of address H'F7)

	Data =	When 0	, off	When 1, +32
		When 2	, +64	When 3, +96
		When 4	, +128	When 5, +160
		When 6	, +192	When 7, +224
_				


Details are refer to page 13.

Operation Sequence at Power On

	Must be stable within the operating
V _{DD}	
CLK_in	
Hardware Reset	Note: At 2 divided mode: ADCLK = 1/2CLK_in At 3 divided mode: ADCLK = 1/3CLK_in
HD49351 serial data transfer	(1); (2) (3); (4); (5);
SP1 Start control SP2 of TG and ADCLK camera DSP OBP etc.	
RESET bit	CDS_Reset = Low
Automatic offset calibration	Automatic adjustment taking 40,000ADCLK period after Reset cancellation
The following descri function table.	bes the above serial data transfer. For details of resistor settings are referred to serial data
(1) Resistor transf	•
(2) DLL data trans (3) Reset=L of CE (4) Reset=H of CI (5) Other data of (DS part : Transfer Reset bit = 1 of address H'F2. (Reset release)
	he Reset bit = 0, TG series pulse need to be settled, so address TG part and H'F4 to H7F7 of CDS part should transfer in advance.


Figure 16 Operation Sequence at Power On

Timing Specifications of High Speed Pulse




Notice for Use


- 1. Careful handling is necessary to prevent damage due to static electricity.
- 2. This product has been developed for consumer applications, and should not be used in non-consumer applications.
- 3. As this IC is sensitive to power line noise, the ground impedance should be kept as small as possible. Also, to prevent latchup, a ceramic capacitor of $0.1 \,\mu\text{F}$ or more and an electrolytic capacitor of $10 \,\mu\text{F}$ or more should be inserted between the ground and power supply.
- 4. Common connection of AV_{DD} and DV_{DD} should be made off-chip. If AV_{DD} and DV_{DD} are isolated by a noise filter, the phase difference should be 0.3 V or less at power-on and 0.1 V or less during operation.
- 5. If a noise filter is necessary, make a common connection after passage through the filter, as shown in the figure below.




- 6. Connect AV_{SS} and DV_{SS} off-chip using a common ground. If there are separate analog system and digital system set grounds, connect to the analog system.
- 7. When V_{DD} is specified in the data sheet, this indicates AV_{DD} and DV_{DD} .
- 8. No Connection (NC) pins are not connected inside the IC, but it is recommended that they be connected to power supply or ground pins or left open to prevent crosstalk in adjacent analog pins.
- 9. To ensure low thermal resistance of the package, a Cu-type lead material is used. As this material is less tolerant of bending than Fe-type lead material, careful handling is necessary.
- 10. The infrared reflow soldering method should be used to mount the chip. Note that general heating methods such as solder dipping cannot be used.
- 11. Serial communication should not be performed during the effective video period, since this will result in degraded picture quality. Also, use of dedicated ports is recommended for the SCK and SDATA signals used in the HD49330AF. If ports are to be shared with another IC, picture quality should first be thoroughly checked.
- 12. At power-on, automatic adjustment of the offset voltage generated from PGA, ADC, etc., must be implemented in accordance with the power-on operating sequence (see page 23).
- 13. Ripple noise of DC/DC converter which generates the voltage of analog part should set under -50 dB with power supply voltage.



Example of Recommended External Circuit



Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs! 1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials
 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infiringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. Sasumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information actal system before making a final decision on the applicability of the information and products. Renesas Technology Corp. semiconductor home page (htt

- is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
- use. 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials. 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



http://www.renesas.com

RENESAS SALES OFFICES

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001