T-49-19-08



# **PIC1655**

# 8-Bit Microcontroller

#### **FEATURES**


- User programmable
- · Intelligent controller for stand-alone applications
- 32 8-bit RAM registers
- 1512 x 12-bit program ROM
- Arithmetic Logic Unit
- Real Time Clock/Counter
- External or RC input oscillator mask option
- Self-contained oscillator
- · Access to RAM registers inherent in instruction
- Wide power supply operating range (4.5V to 7.0V)
- Available in three temperature ranges: 0' to 70°C, -40° to 85°C and -40° to 110°C
- 4 inputs, 8 outputs, 8 bi-directional I/O lines
- 2 level stack for subroutine nesting

#### DESCRIPTION

The PIC®1655 microcontroller is an MOS/LSI device containing RAM, I/O, and a central processing unit as well as customer-defined ROM on a single chip. This combination produces a low cost solution for applications which require sensing individual inputs and controlling individual outputs. Keyboard scanning, display driving, and other system control functions can be done at the same time due to the power of the 8-bit CPU.

The internal ROM contains a customer-defined program using the PIC's powerful instruction set to specify the overall functional characteristics of the device. The 8-bit input/output registers provide latched lines for interfacing to a limitless variety of applications. The PIC can be used to scan keyboards, drive displays, control electronic games and provide enhanced capabilities for motor controls, telecommunication equipment, radios, television, consumer appliances, industrial timing and control applications. The 12-bit instruction word format provides a powerful yet easy to use instruction repertoire emphasizing single bit manipulation as well as logical and arithmetic operations using bytes.

The PIC1655 is fabricated with N-Channel Silicon Gate technology resulting in a high performance product with proven reliability and production history. Only a single wide range power supply is required for operation, and an on-chip oscillator provides the operating clock with only an external RC network (or buffered crystal oscillator signal, for greater accuracy) to establish the frequency. Inputs and outputs are TTL-compatible.



Extensive hardware and software support is available to aid the user in developing an application program and to verify performance before committing to mask tooling. Programs can be assembled into machine language using PICALC, a powerful macroassembler. PICALC is available in a MS-DOS version that can be run on an IBM PC or compatible computer system. Once the application program is developed several options are available to insure proper performance. The PIC's operation can be verified in any hardware application by using the PIC1664. The PIC1664 is a ROMless PIC microcomputer with additional pins to connect external PROM or RAM and to accept HALT commands. The PFD1000 Field Demo System is available containing a PIC1664 with sockets for erasable CMOS PROM's. Finally, the PICES II (PIC In-Circuit Emulation System) provides the user with emulation and debugging capability in either a stand-along mode or operation as a peripheral to a larger computer system. Easy program debugging and changing is facilitated because the user's program is stored in RAM. With these development www.DataSheetall.com tools, the user can quickly and confidently order the masking of the PIC's ROM and bring his application into the market.


### ARCHITECTURAL DESCRIPTION

The firmware architecture of the PIC series microcontroller is based on a register file concept with simple yet powerful commands designed to emphasize bit, byte, and register transfer operations. The instruction set also supports computing functions as well as these control and interface functions.

Internally, the PIC is composed of three functional elements connected together by a single bidirectional bus: the Register File composed of 32 addressable 8-bit registers, an Arithmetic Logic Unit, and a user-defined Program ROM composed of 512 words each 12 bits in width. The Register File is divided into two functional groups: operational registers and general registers. The operational registers include, among others, the Real Time Clock Counter (PC), the Status Register, and the I/O Registers. The general purpose registers are used for data and control information under command of the instructions.

The Arithmetic Logic Unit contains one temporary working register or accumulator (W Register) and gating to perform Boolean functions between data held in the working register and any file register.

The Program ROM contains the operational program for the rest of the logic within the controller. Sequencing of microinstructions is controlled via the Program Counter (PC) which automatically increments to execute in-line programs. Program control operations can be performed by Bit Test and Skip instructions, Jump instructions, Call instructions, or by loading computed addresses into the PC. In addition, an on-chip two-level stack is employed to provide easy to use subroutine nesting. Activating the MCLR input on power up initializes the ROM program to address 7778.



	и

PIN FUNCTION T	ABLE Function							
Name								
OSC1 (Input)	Oscillator input. This signal can be driven by an external oscillator if a precise frequency of operation is required or an external RC network can be used to set the frequency of operation of the internal clock generator. This is a Schmitt trigger input.							
RTCC (Input)	Real Time Clock Counter. Used by the microprogram to keep track of elapsed time between events. The RTCC register increments on falling edges applied to this pin. This register can be loaded and read by the program. This is a Schmitt trigger input.							
RA0-3 (input)	4 input lines.							
RB0-7 (output)	8 output lines.							
RC0-7 (input/output)	8 user programmable input/output lines.							
MCLR (input)	Master Clear. Used to initialize the internal ROM program to address 777s and latch all I/O register high. Should be held low at least 1 ms past the time when the power supply is valid. This is a Schmitt trigger input. RAM registers are not initialized by Master Clear							
CLKOUT (output)	A signal derived from the internal oscillator. Used by external devices to synchronize themselves to PIC timing.							
TEST	Used for testing purposes only. Must be grounded for normal operation.							
VDD	Primary power supply.							
Vxx	Output Buffer power supply. Used to enhance output current sinking capability.							
Vss	Ground.							

RE	GISTER FILE ARRANGEMENT
File (Octal)	Function
F0	Not a physically implemented register. F0 calls for the contents of the File Select Register (low order 5 bits) to be used to select a file register. F0 is thus useful as an indirect address pointer. For example, $W + F0 \rightarrow W$ will add the contents of the file register pointed to by the FSR (F4) to W and place the result in W.
F1	Real Time Clock Counter Register. This register can be loaded and read by the microprogram. The RTCC register keeps counting up after zero is reached. The counter increments on the falling edge of the input RTCC. However, if data is being stored in the RTCC register simultaneously with a negative transition on the RTCC pin, the RTCC register will contain the new stored value and the external transition will be ignored by the microcomputer.
F2	Program Counter (PC). The PC is automatically incremented during each instruction cycle, and can be written into under program control (MOVWF F2). The PC is nine bits wide, but only its low order 8 bits can be read under program control.
F3	Status Word Register. F3 can be altered under program control only via bit set, bit clear, or MOVWF F3 instruction.  (7) (6) (5) (4) (3) (2) (1) (0)  1 1 1 1 1 Z DC C
	C (Carry): For ADD and SUB instructions, this bit is set if there is a carry out from the most significant bit of the resultant.
	For ROTATE instructions, this bit is loaded with either the high or low order bit of the source.  DC (Digit For ADD and SUB instructions, this bit is set if there is a carry out from the 4th low order bit of the resultant.  Z (Zero): Set if the result of an Arithmetic operation is zero.  These bits are defined as logic ones.
F4	File Select Register (FSR). Low order 5 bits only are used. The FSR is used in generating effective file register addresses under program control. When accessed as a directly addressed file, the upper 3 bits are read as ones.
F5	Input Register A (A0-A3) (A4 - A7 defined as zeros).
F6	Output Registers B (B0-B7).
F7	I/O Register C (C0-C7).
F108- F378	General Purpose Registers.

#### **BASIC INSTRUCTION SET SUMMARY**

Each PIC instruction is a 12-bit word divided into an OP code that specifies the instruction type and one or more operands specifying the operation of the instruction. The following PIC instruction summary lists byte-oriented, bit-oriented, and literal and control operations.

For byte-oriented instructions, "f" represents a file register designator and "d" represents a destination designator. The file register designator specifies which one of the 32 PIC file registers is to be utilized by the instruction. The destination designator specifies where the result of the operation performed by the instruction is to be placed. If "d" is zero, the result is placed in the PIC W

register. If "d" is one, the result is returned to the file register specified in the instruction.

For bit oriented instructions, "b" represents a bit field designator that selects the number of the bit affected by the operation, while "f" represents the number of the file in which the bit is located.

For literal and control operations, "k" represents an eight- or nine-bit constant or literal value.

For an oscillator frequency of 1 MHz the instruction execution time is 4  $\mu$ sec, unless a conditional test is true or the program counter is changed as a result of an instruction. In these cases, the instruction execution time is 8  $\mu$ sec.

OP CODE

## BYTE-ORIENTED FILE REGISTER OPERATIONS

For d = 0,  $f \rightarrow W$  (PICAL accepts d = 0 or d = W in the mnemonic) d = 1,  $f \rightarrow f$  (if d is omitted, assembler assigns d = 1).

		STRUC			NAME	MNEMO	- 1	OPERATION	STATUS AFFECTED
000	000	000	000	(0000)	No Operation	NOP	-	•	None
000	000	1ff	fff	(0040)	Move W to f (Note 1)	MOVWF	-	W→f	Мопе
000	001	000	000	(0100)	Clear W	CLRW	• :	0→W	z
000	001	1ff	fff	(0140)	Clear f	CLRF	f	0→f · .	Z
000	010	dff	fff	(0200)	Subtract W from f	SUBWF	f,d	f-W→d [f + W + 1→d]	C,DC,Z
000	011	dff	fff	(0300)	Decrement f	DECF	f,d	f-1→d	Z
000	100	dff	fff	(0400)	Inclusive OR W and f	IORWF	f,d	Wvf→d	Z
000	101	dff	fff	(0500)	ANDbW and f	ANDWF	f,d	W•f-→d	Z
000	110	dff	fff	(0600)	Exclusive OR W and f	XORWF	f,d	W⊕f→d	Z
000	111	dff	fff	(0700)	Add W and f	ADDWF	f,d	W + F→d	C,DC,Z
001	000	dff	fff	(1000)	Move f	MOVF	f,d	f→d	Z
001	001	dff	fff	(1100)	Complement f	COMF	f,d	f→d	Z
001	011	dff	fff	(1200)	Increment f	INCF	f,d	f + 1-→d	Z
001	011	dff	fff	(1300)	Decrement f, Skip to Zero	DECFSZ	f,d	f - 1-→d, skip if Zero	None
001	100	dff	fff	(1400)	Rotate Right f	RRF	f,d	$f(n)\rightarrow d(n-1), C\rightarrow d(7), f(0)\rightarrow C$	C
001	101	dff	fff	(1500)	Rotate Left f	RLF	f,d	f(n)→d(n + 1), C→d(0), f(7)→C	С
001	110	dff	fff	(1600)	Swap halves f	SWAPF	f,d	f(0-3) ↔ f(4-7)→d	None
001	111	dff	fff	(1700)	Increment f, Skip if Zero	INCFSZ	f,d	f + 1→d, skip if Zero	None

#### **BIT-ORIENTED FILE REGISTER OPERATIONS**

(11-8) (7-5)OP CODE | b (BIT #) f(FILE #)

			UCTIOI Y (Octa		NAME	MNEM OPERA		OPERATION	STATUS AFFECTED
010	0bb	bff	fff	(2000)	Bit Clear f	BCF	f,b	0→f(b)	None
010	1bb	bff	fff	(2400)	Bit Set f	BSF	f,b	1→f(b)	None
011	0bb	bff	fff	(3000)	Bit Test f, skip if Clear	BTFSC	f,b	Bit Test f(b): skip if clear	None
011	1bb	bff	fff	(3400)	Bit Test f, skip if Set	BTFSS	f,b	Bit Test f(b): skip if set	None

## LITERAL AND CONTROL OPERATIONS

(7-0)(11-8)k (LITERAL) OP CODE

			CTION- (Octal)		NAME	MNEMON OPERAN		OPERATION	STATUS AFFECTED
100	Okk	kkk	kkk	(4000)	Return and place Literal in W	RETLW	k	k→w, Stack→PC	None
100	1kk	kkk	kkk	(4400)	Call subroutine (Note 1)	CALL	k	PC + 1→Stack, k→PC	None
101	kkk	kkk	kkk	(5000)	Go to address (k is 9 bits)	GOTO	k	k-→PC	None
110	0kk	kkk	kkk	(6000)	Move Literal to W	MOVLW	k	k→W	None
110	ikk	kkk	kkk	(6400)	Inclusive OR Literal and W	IORLW	k	k v W→W	Z
111	okk	kkk	kkk	(7000)	AND Literal and W	ANDLW	k	k•W→W	Z
111	1kk	kkk	kkk	(7400)	Exclusive OR Literal and W	XORLW	k	k⊕W→W	Z

NOTES:

1. The 9th bit of the program counter in the PIC is zero or a CALL and a MOVWF F2. Therefore, subroutines must be located in program memory locations 0-377s. However, subroutines can be called from anywhere in the program memory since the Stack is 9 bits wide.


2. When an I/O register is modified as a function of itself, the value used will be that value present on the pins. For example, an output pin which has been latched high but is driven low by an external device, will be relatched in the low state. See example 2 on page 7.

# T-49-19-08

#### I/O INTERFACING

The equivalent circuit for an I/O port bit is shown below as it would interface with either the input of a TTL device (PIC is outputting) or the output of an open collector TTL device (PIC is inputting). Each I/O port bit can be individually time multiplexed between input and output functions under software control. When outputting through a PIC I/O Port, the data is latched at the port and

the pin can be connected directly to a TTL gate input. When inputting data through an I/O Port, the port latch must first be set to a high level under program control. This turns off Q2, allowing the TTL open collector device to drive the pad, pulled up by Q1, which can source a minimum of  $100\mu A$ . Care, however, should be exercised when using open collector devices due to the potentially high TTL leakage current which can exist in the high logic state.



Note: Q1 can be disconnected via mask option to form an "open drain" pin.

#### **Bidirectional I/O Ports**

The bidirectional ports may be used for both inut and output operations. For input operations these ports are non-latching. Any input must be present until read by an input instruction. The outputs are latched and remain unchanged until the output latch is rewritten. For use as an input port the output latch must be set in the high state. Thus the external device inputs to the PIC circuit by forcing the latched output line to the low state or keeping the latched output high. This principle is the same whether operating on individual bits or the entire port.

Some instructions operate internally as input followed by output operations. The BCF and BSF instructions, for

example, read the entire port into the CPU, execute the bit operation, and re-output the result. Caution must be used when using these instructions. As an example a BSF operation on bit 5 of F7 (port RC) will cause all eight bits of F7 to be read into the CPU. Then the BSF operation takes place on bit 5 and F7 is re-output to the output latches. If another bit of F7 is used as an inut (say bit 0) then bit 0 must be latched high. If during the BSF instruction on bit 5 an external device is forcing bit 0 to the low state then the input/output nature of the BSF instruction will leave bit 0 latched low after execution. In this state bit 0 cannot be used as an input until it is again latched high by the programmer. Refer to the examples below


#### Input Only Port: (Port RA)

The input only port of the PIC1655 consists of the four LSB's of F5 (port RA). An internal pull-up device is provided so that external pull-ups on open collector logic are unnecessary. The four MSB's of this port are always read as zeros. Output operations to F5 are not defined. Note that the BTFSC and BTFSS instructions are input only operations and so can be used with F5. Also, file register instructions which leave the results in W can be

#### **Output Only Port: (Port RB)**

The output only port of the PIC1655 consists of F6 (port RB). This port contains no input circuitry and is therefore not capable of instructions requiring an input followed by an output operation. The only instructions which can validly use F6 are MOVWF and CLRF.


#### **EXAMPLE 1:**



# Successive Operations on Bidirectional I/O Ports

Care must be exercised if successive instructions operate on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU (MOVF, BIT SET, BIT CLEAR, and BIT TEST) is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. This will happen if tpd (See I.O Timing Diagram) is greater than 1/4tcy (min). When in doubt, it is better to separate these instructions with a NOP or other instruction.

#### **EXAMPLE 2:**



### **ELECTRICAL CHARACTERISTICS**

#### Maximum Ratings\*

 \*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Characteristic	Sym	Min	Typ†	Max	Units	Conditions
			1701			Conditions
Primary Supply Voltage	Vcc	4.5	-	7.0	٧	
Output Buffer Supply Voltage	Vxx	4.5	-	10.0	٧	(Note 2)
Primary Supply Current	loo	-	30	65	mA	All I/O pins @ Vpp (Note 6
Output Buffer Supply Current	lxx	-	1	5	mA	All I/O pins @ VDD (Note 3
Input Low Voltage	VIL	-0.2	-	8.0	٧	
Input High Voltage (except						
MCLR, RTCC & OSC)	ViH	2.4	-	VDD	٧	<u> </u>
Input High Voltage						
(MCLR, RTCC & OSC)	VILH	Vod - 1	-	Voo	٧	
Output High Voltage	Voh	2.4	-	VDD	٧	IOH = -100μA (Note 4)
		3.5	l -	VDD	٧	IOH = 0
Output Low Voltage	VOL1	-	-	0.45	٧	IOL = -1.6mA, Vxx = 4.5V
(I/O only)		-	-	0.90	V	IOL = 5.0mA, Vxx = 4.5V
		-	- 1	0.90	v	lot = 5.0mA, Vxx = 8.0V
		-	-	1.20	V	IOL = 10.0mA, Vxx = 8.0V
	İ	-		2.0	v	IOL = 20.0mA, VXX = 8.0V
	1				•	(Note 5)
Output Low Voltage	VOL2	-		0.45	V	lot = -1.6mA, (Note 5)
(CLK OUT)				51.15	-	102 = 7,5,1,7, (10,0,5)
Input Leakage Current	ILC	- 5	-	+5	μА	Vss < Vin < Von
(MCLR, RTCC)		_		, •	μ.,	100 3 111 3 100
Leakage Current	lorc	-		10	μА	Vss ≤ Vpin ≤ 10V
(open drain I/O pins)				.	μιτ	V30 3 VFIIV 3 10V
Input Low Current	fil.	- 0.2	-0.6	-1.6	mA	VIL = 0.4V internal pullup
(all I/O ports)	""	٠.٢	0.5	1.0	IIIA	VIL - 0.4V Riterrial pullup
Input High Current	lin I	- 0.1	-0.4	-1.4	mA	VIH = 2.4V
(all I/O ports)	18.1	- 0,1	-0.4	-1	шА	VIII = 5.44

† Typical data is at TA = 25°C, VDD = 5.0V.

#### NOTES

- Total power dissipation for the package is calculated as follows:
  - PD = (VDD) (IDD) +  $\Sigma$ (VDD VIL) (IOHi) +  $\Sigma$ (VOL) (IOL).
  - The term I/O refers to all interface pins; input, output or I/O.
- 2. Vxx supply drives only the I/O ports.
- The maximum lxx current will be drawn when all I/O ports are outputting a High.
- Positive current indicates current into pin.
   Negative current indicates current out of pin.
- Total IoL for all output pins (I/O ports plus CLK OUT) must not exceed 225mA.
- See Primary Supply current Chart for additional information.

## . .

DC CHARACTERISTICS/	PIC1655I			Оре	rating tempe	rature TA = -40°C to + 85°C
Characteristic	Sym	Min	Тур†	Max	Units	Conditions
Primary Supply Voltage	VDD	4.5	-	7.0	٧	
Output Buffer Supply Voltage	Vxx	4.5	-	10.0	٧	(Note 2)
Primary Supply Current	loo	-	30	70	mA	All I/O pins @ VDD (Note 6)
Output Buffer Supply Current	ixx	-	1	5	mA	All I/O pins @ VDD (Note 3)
Input Low Voltage	VIL	-0.2	-	0.7	V	
Input High Voltage (except						
MCLR, RTCC & OSC)	ViH	2.4	-	VDD	٧	•
Input High Voltage						
(MCLR, RTCC & OSC)	VILH	VDD - 1	-	VDD	V	
Output High Voltage	Voн	2.4	-	VDD	. A	loн = -100µA (Note 4)
						Іон = 0
Output Low Voltage	Vol1		-	0.45	٧	IOL = -1.6mA, VXX = 4.5V
(I/O only)		-	-	0.90	V	IoL = 5.0mA, Vxx = 4.5V
		~	-	0.90	V	IOL = 5.0mA, Vxx = 8.0V
		-	-	1.20	٧	IOL = 10.0mA, VXX = 8.0V
		-	-	2.0	٧	IOL = 20.0mA, Vxx = 8.0V (Note 5)
Output Low Voltage (CLK OUT)	VOL2	-	-	0.45	v	loL = -1.6mA, (Note 5)
Input Leakage Current (MCLR, RTCC)	ILC	- 5	-	+ 5	μΑ	Vss ≤ Vin ≤ Vdd
Leakage Current	lorc	<del>,</del>	-	10	μА	Vss ≤ Vpin ≤ 10V
(drain I/O pins)						
Input Low Current	IIL	- 0.2	-0.6	-1.8	mA	VIL = 0.4V internal pullup
(all I/O ports)						
Input High Current	liH	- 0.1	-0.4	-1.8	mA	VIH = 2.4V
(all i/O ports)						

† Typical data is at TA =  $25^{\circ}$ C, VDD = 5.0V.

#### NOTES:

- 1. Total power dissipation for the package is calculated as follows:
  - $\label{eq:pd} \text{PD} = \text{(VDD) (IDD)} + \Sigma \text{(VDD VIL) (IOHI)} + \Sigma \text{(VOL)}$  (IOL).
  - The term I/O refers to all interface pins; input, output or I/O.
- 2. Vxx supply drives only the I/O ports.
- The maximum lxx current will be drawn when all I/O ports are outputting a High.
- 4. Positive current indicates current into pin.

  Negative current indicates current out of pin.
- Total IoL for all output pins (I/O ports plus CLK OUT) must not exceed 225mA.
- 6. See Primary Supply current Chart for additional information.

DC CHARACTERISTICS/F	PIC1655F	1		Operati	ng temperat	ure TA = -40°C to + 110°°C
Characteristic	Sym	Min	Тур†	Max	Units	Conditions
Primary Supply Voltage	Vop	4.5	_	5.5	V	
Output Buffer Supply Voltage	Vxx	4.5		10.0	V	(Note 2)
Primary Supply Current	lop	-	30	70	mA	All I/O pins @ Vpp (Note 6
Output Buffer Supply Current	lxx	-	1	5	mA	All I/O pins @ Vpp (Note 3
Input Low Voltage	VIL	-0.2	_	0.7	٧	' - ' '
Input High Voltage (except						
MCLR, RTCC & OSC)	ViH	2.4		VDD .	٧	
Input Low-to-High Threshold		•				
Voltage (MCLR, RTCC & OSC)	VILH	VDD - 1	-	VDD	٧	
Output High Voltage	Voн	2.4	-	Vod	V	IOH = -100μA (Note 4)
						юн = 0
Output Low Voltage	Vol1		,	0.45	V	lot = -1.6mA, Vxx = 4.5V
(I/O only)			-	0.90	V	IOL = 5.0mA, Vxx = 4.5V
,		-	-	0.90	V	IOL = 5.0mA, Vxx = 8.0V
		-	-	1.20	V	IOL = 10.0 mA, Vxx = 8.0 V
		-	-	2.0	٧	IOL = 20.0 mA, Vxx = 8.0 V
						(Note 5)
Output Low Voltage	VOL2	<b>-</b> .	-	0.45	٧	IOL = -1.6mA, (Note 5)
(CLK OUT)						, , , , , , , , , , , , , , , , , , , ,
Input Leakage Current	ILC	- 5	-	+5	μA	VSS ≤ VIN ≤ VDD
(MCLR, RTCC)					•	·
Leakage Current	lorc	-	-	10	μА	Vss ≤ Vpin ≤ 10V
(open drain I/O pins)					•	
Input Low Current	fiL	- 0.2	-0.6	-1.8	mΑ	VIL = 0.4V internal pullup
(all I/O ports)						
Input High Current	liH	- 0.1	-0.4	-1.8	mA	ViH = 2.4V
(all I/O ports)						

† Typical data is at TA = 25°C, VDD = 5.0V.

#### NOTES:

- 1. Total power dissipation for the package is calculated as follows:
  - PD = (VDD) (IDD) +  $\Sigma$ (VDD VIL) (IOHI) +  $\Sigma$ (VOL) (IOL).
  - The term I/O refers to all interface pins; input, output or I/O.
- 2. Vxx supply drives only the I/O ports.
- The maximum lxx current will be drawn when all I/O ports are outputting a High.
- 4. Positive current indicates current into pin.

  Negative current indicates current out of pin.
- Total IoL for all output pins (I/O ports plus CLK OUT) must not exceed 225mA.
- See Primary Supply current Chart for additional information.

#### AC CHARACTERISTICS/PIC1655, PIC1655I AND PIC1655H

Operating temperature TA = 0°C to + 70°C -40°C to +85°C and -40°C to + 110°C

Cum	8.87	T -	<del></del>		5 C and -40 C to + 110 C
Sylli	MIN	Typt	Max	Units	Conditions
tcy	4	-	20	μs	0.2 MHz - 1.0MHz external
				1	time base (Notes 1, 2 and 5)
tRT	tcy = 0.2μs-	_	-	}	
tRTH	1/2 tnT	-	_		
tRTL	1/2 tRT	-	-	-	(Notes 2 and 3)
ts	-	-	1/4tcy - 125	ns	
tH	0	- 1			
tPD	-	600	1000	ns	Capacitive load = 50pF
		- 1			
Rosch	120	800	3500	Ω	Vosc = 5V Applies to external
Roscl	-	106	-	Ω	Vosc = 0.4V OSC drive only
	tRT tRTH tRTL ts tH tPD	toy 4  trt tcy = 0.2µs- trt 1/2 trt trt 1/2 trt  ts - th 0 tpo -  Rosch 120	tcy 4 -  trat tcy = 0.2µs trath 1/2 trat - trath 1/2 trat -  ts th 0 - tpp - 600  Rosch 120 800	Sym         Min         Typ†         Max           tcγ         4         -         20           tRT         tcγ = 0.2μs	Sym         Min         Typ†         Max         Units           tcγ         4         -         20         μs           tRT         tcγ = 0.2μs

 $\dagger$  Typical data is at TA = 25°C, VDD = 5.0V.

#### NOTES:

1. Instruction cycle period (tcy) equals four times the inut oscillator time base period.

2. Due to the synchronous timing nature between CLK OUT and the sampling circuit used on the RTCC input, CLK OUT may be directly tied to the RTCC input.

3. The maximum frequency which may be input to the RTCC pin is calculated as follows:


$$f(\text{max}) = \frac{1}{\text{tRT (min)}} = \frac{1}{\text{tCY (min)} + 0.2\mu\text{s}}$$


For example: if to  $y = 4\mu s$ ,  $f(max) = \frac{1}{4.2\mu s} = 238 \text{KHz}$ .


4. Caution must be exercised to allow for unit to unit variation of oscillator frequency when using RC option. (See RC Option Operation Graph).

## PRIMARY SUPPLY CURRENT AT SELECTED TEMPERATURES: PIC1655, PIC1655I, PIC1655H


Characteristic	Sym	Max	Units	Conditions
rimary Supply Current	loo	70 65 48 45 42	mA mA mA mA	-40°C, All I/O pins at VDD 0°C, All I/O pins at VDD 70°C, All I/O pins at VDD 85°C, All I/O pins at VDD 110°C, All I/O pins at VDD










T-49-19-08








# BUFFERED CRYSTAL INPUT OPERATION




The buffer must be capable of driving  $120\Omega$ , min. ( $800\Omega$ , typ.) to 2.0V. However, it is recommended that the pull-down transistor on the OSC pin be removed (an option) if OSC is to be driven externally.

#### **EXTERNAL CLOCK INPUT OPERATION**




#### **MASTER CLEAR (TYPICAL CIRCUIT)**





Master Clear requires >1.0ms delay before activation after power is applied to the  $V_{DD}$  pin, for the oscillator to start up. To achieve this, an external RC configuration as shown can be used (assuming  $V_{DD}$  is applied as a step function).


### **OUTPUT SINK CURRENT GRAPH**



The Output Sink Current is dependent on the VXX supply and the output load. This chart shows the typical curves used to express the output drive capability.







#### **PIC1655 EMULATION CAUTIONS**

When emulating a PIC1655 using a PICES II development system certain precautions should be taken.

- A. Be sure that the PICES II Module being used is programmed for the PIC1655 mode. (Refer to the PICES Manual). The PIC1655 contained within the module should have the MODE pin #22 set to a high state.
- 1. This causes the MCLR to force all I/O registers high.
- 2. The OSC 1 pin #59 becomes a single clock input pin.
- The interrupt system becomes disabled and the RTCC always counts on the trailing edges.
- 4. Bits 3 through 7 on file register F3 are all ones.

- B. Make sure to only use two levels of stack within the program.
- C. Make sure all I/O cautions contained in this spec sheet are used.
- D. Be sure to use the 28 pin socket for the module plug.
- E. Make sure that during an actual application the MCLR input swings from a low to high level a minimum of 1msec after the supply voltage is applied.
- F. If an oscillator drive is used, be sure that it can drive the  $120\Omega$  input impedance of the OSC pin on the PIC1664.
- G. The cable length and internal variations may cause some parameter values to differ between the PICES II module and a production PIC1655.

### **SALES AND SUPPORT**

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the sales offices. For the *currently available code-combinations*, refer to previous page.

