

104-common x 132-segment BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6678 is a bit map LCD driver to display graphics or characters. It contains 21,120 bits display data RAM, microprocessor interface circuits, instruction decoder, 132-segment and 104-common drivers.

The bit image display data is transferred to the display data RAM by serial or 8-bit parallel interface.

The NJU6678 displays 104 x 132 dots graphics or 8-character 6-line by 16 x 16 dots character.

It oscillates by built-in OSC circuit without any external components. Furthermore, the NJU6678 features Partial Display Function which creates up to 2 blocks of active display area and optimizes duty cycle ratio. This function sets optimum boosted voltage by the combination with both of programmable 5-time voltage booster circuit and 201-step electrical variable resistor. As result, it reduces the operating current.

The operating voltage from 2.5V to 3.3V and low operating current are useful for small size battery operating items.

■ PACKAGE OUTLINE



NJU6678CL

■ FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM - 21,120 bits (1.5 times over than display size)
- 236 LCD Drivers - 104-common and 132-segment
- Direct Microprocessor Interface for both of 68 and 80 type MPU
- Serial Interface
- Partial Display Function
(2 blocks of active display area and automatic duty cycle ratio selection)
- Easy Vertical Scroll by the variable start line address and over size display data RAM
- Programmable Bias selection ; 1/4,1/5,1/6,1/7,1/8,1/9,1/10,1/11 bias
- Common Driver Order Assignment by mask option

Version	Co to C103(Pin name)
NJU6678A	Com0 to Com103
NJU6678B	Com103 to Com0

- Useful Instruction Set
Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set, Display Start Line Set, Partial Display, Bias Select, Column Address Set, Status Read, All On/Off, Voltage Booster Circuits Multiple Select(Maximum 5-time), n-Line Inverse, Read Modify Write, Power Saving, ADC Select, etc.
- Power Supply Circuits for LCD; Programmable Voltage Booster Circuits(5-time Maximum), Regulator, Voltage Follower x 4
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.5V to 3.3V
- LCD Driving Voltage --- 6.0V to 17V
- Package Outline --- COF / TCP / Bumped Chip
- C-MOS Technology

Mar.2000

Ver.2.1

■ TERMINAL DESCRIPTION

Chip Size 5.36 x 5.31mm (Chip Center X=0um,Y=0um)

PAD No.	Terminal	X= um	Y= um
1	DUMMY0	-2250	-2497
2	DUMMY1	-2190	-2497
3	DUMMY2	-2130	-2497
4	DUMMY3	-2070	-2497
5	DUMMY4	-2010	-2497
6	DUMMY5	-1950	-2497
7	DUMMY6	-1890	-2497
8	DUMMY7	-1830	-2497
9	VDD	-1747	-2497
10	P/S	-1666	-2497
11	CEL68	-1596	-2497
12	$\overline{\text{RES}}$	-1487	-2497
13	VSS	-1417	-2497
14	T2	-1347	-2497
15	T1	-1238	-2497
16	OSC1	-1168	-2497
17	OSC2	-1049	-2497
18	$\overline{\text{CS}}$	-979	-2497
19	A0	-861	-2497
20	$\overline{\text{WR}}$	-791	-2497
21	$\overline{\text{RD}}$	-667	-2497
22	D0	-510	-2497
23	D1	-289	-2497
24	D2	-69	-2497
25	D3	152	-2497
26	D4	372	-2497
27	D5	592	-2497
28	D6(SCL)	813	-2497
29	D7(SI)	1033	-2497
30	VSS	1191	-2497
31	VOUT	1261	-2497
32	C4 ⁺	1331	-2497
33	C4 ⁻	1401	-2497
34	C3 ⁺	1471	-2497
35	C3 ⁻	1541	-2497
36	C2 ⁺	1611	-2497
37	C2 ⁻	1681	-2497
38	C1 ⁺	1751	-2497
39	C1 ⁻	1821	-2497
40	VR	1891	-2497
41	V5	1961	-2497
42	V4	2031	-2497
43	V3	2101	-2497
44	V2	2171	-2497
45	V1	2241	-2497
46	VDD	2311	-2497
47	C0	2523	-2370
48	C1	2523	-2310
49	C2	2523	-2250
50	C3	2523	-2190

PAD No.	Terminal	X= um	Y= um
51	C4	2523	-2130
52	C5	2523	-2070
53	C6	2523	-2010
54	C7	2523	-1950
55	C8	2523	-1890
56	C9	2523	-1830
57	C10	2523	-1770
58	C11	2523	-1710
59	C12	2523	-1650
60	C13	2523	-1590
61	C14	2523	-1530
62	C15	2523	-1470
63	C16	2523	-1410
64	C17	2523	-1350
65	C18	2523	-1290
66	C19	2523	-1230
67	C20	2523	-1170
68	C21	2523	-1110
69	C22	2523	-1050
70	C23	2523	-990
71	C24	2523	-930
72	C25	2523	-870
73	C26	2523	-810
74	C27	2523	-750
75	C28	2523	-690
76	C29	2523	-630
77	C30	2523	-570
78	C31	2523	-510
79	C32	2523	-450
80	C33	2523	-390
81	C34	2523	-330
82	C35	2523	-270
83	C36	2523	-210
84	C37	2523	-150
85	C38	2523	-90
86	C39	2523	-30
87	C40	2523	30
88	C41	2523	90
89	C42	2523	150
90	C43	2523	210
91	C44	2523	270
92	C45	2523	330
93	C46	2523	390
94	C47	2523	450
95	C48	2523	510
96	C49	2523	570
97	C50	2523	630
98	C51	2523	690
99	S0	2523	750
100	S1	2523	810


PAD No.	Terminal	X= um	Y= um
101	S2	2523	870
102	S3	2523	930
103	S4	2523	990
104	S5	2523	1050
105	S6	2523	1110
106	S7	2523	1170
107	S8	2523	1230
108	S9	2523	1290
109	S10	2523	1350
110	S11	2523	1410
111	S12	2523	1470
112	S13	2523	1530
113	S14	2523	1590
114	S15	2523	1650
115	S16	2523	1710
116	S17	2523	1770
117	S18	2523	1830
118	S19	2523	1890
119	S20	2523	1950
120	S21	2523	2010
121	S22	2523	2070
122	S23	2523	2130
123	S24	2523	2190
124	S25	2523	2250
125	S26	2523	2310
126	S27	2523	2370
127	S28	2250	2497
128	S29	2190	2497
129	S30	2130	2497
130	S31	2070	2497
131	S32	2010	2497
132	S33	1950	2497
133	S34	1890	2497
134	S35	1830	2497
135	S36	1770	2497
136	S37	1710	2497
137	S38	1650	2497
138	S39	1590	2497
139	S40	1530	2497
140	S41	1470	2497
141	S42	1410	2497
142	S43	1350	2497
143	S44	1290	2497
144	S45	1230	2497
145	S46	1170	2497
146	S47	1110	2497
147	S48	1050	2497
148	S49	990	2497
149	S50	930	2497
150	S51	870	2497

PAD No.	Terminal	X= um	Y= um
151	S52	810	2497
152	S53	750	2497
153	S54	690	2497
154	S55	630	2497
155	S56	570	2497
156	S57	510	2497
157	S58	450	2497
158	S59	390	2497
159	S60	330	2497
160	S61	270	2497
161	S62	210	2497
162	S63	150	2497
163	S64	90	2497
164	S65	30	2497
165	S66	-30	2497
166	S67	-90	2497
167	S68	-150	2497
168	S69	-210	2497
169	S70	-270	2497
170	S71	-330	2497
171	S72	-390	2497
172	S73	-450	2497
173	S74	-510	2497
174	S75	-570	2497
175	S76	-630	2497
176	S77	-690	2497
177	S78	-750	2497
178	S79	-810	2497
179	S80	-870	2497
180	S81	-930	2497
181	S82	-990	2497
182	S83	-1050	2497
183	S84	-1110	2497
184	S85	-1170	2497
185	S86	-1230	2497
186	S87	-1290	2497
187	S88	-1350	2497
188	S89	-1410	2497
189	S90	-1470	2497
190	S91	-1530	2497
191	S92	-1590	2497
192	S93	-1650	2497
193	S94	-1710	2497
194	S95	-1770	2497
195	S96	-1830	2497
196	S97	-1890	2497
197	S98	-1950	2497
198	S99	-2010	2497
199	S100	-2070	2497
200	S101	-2130	2497

PAD No.	Terminal	X= um	Y= um
201	S102	-2190	2497
202	S103	-2250	2497
203	S104	-2524	2370
204	S105	-2524	2310
205	S106	-2524	2250
206	S107	-2524	2190
207	S108	-2524	2130
208	S109	-2524	2070
209	S110	-2524	2010
210	S111	-2524	1950
211	S112	-2524	1890
212	S113	-2524	1830
213	S114	-2524	1770
214	S115	-2524	1710
215	S116	-2524	1650
216	S117	-2524	1590
217	S118	-2524	1530
218	S119	-2524	1470
219	S120	-2524	1410
220	S121	-2524	1350
221	S122	-2524	1290
222	S123	-2524	1230
223	S124	-2524	1170
224	S125	-2524	1110
225	S126	-2524	1050
226	S127	-2524	990
227	S128	-2524	930
228	S129	-2524	870
229	S130	-2524	810
230	S131	-2524	750
231	C103	-2524	690
232	C102	-2524	630
233	C101	-2524	570
234	C100	-2524	510
235	C99	-2524	450
236	C98	-2524	390
237	C97	-2524	330
238	C96	-2524	270
239	C95	-2524	210
240	C94	-2524	150
241	C93	-2524	90
242	C92	-2524	30
243	C91	-2524	-30
244	C90	-2524	-90
245	C89	-2524	-150
246	C88	-2524	-210
247	C87	-2524	-270
248	C86	-2524	-330
249	C85	-2524	-390
250	C84	-2524	-450

PAD No.	Terminal	X= um	Y= um
251	C83	-2524	-510
252	C82	-2524	-570
253	C81	-2524	-630
254	C80	-2524	-690
255	C79	-2524	-750
256	C78	-2524	-810
257	C77	-2524	-870
258	C76	-2524	-930
259	C75	-2524	-990
260	C74	-2524	-1050
261	C73	-2524	-1110
262	C72	-2524	-1170
263	C71	-2524	-1230
264	C70	-2524	-1290
265	C69	-2524	-1350
266	C68	-2524	-1410
267	C67	-2524	-1470
268	C66	-2524	-1530
269	C65	-2524	-1590
270	C64	-2524	-1650
271	C63	-2524	-1710
272	C62	-2524	-1770
273	C61	-2524	-1830
274	C60	-2524	-1890
275	C59	-2524	-1950
276	C58	-2524	-2010
277	C57	-2524	-2070
278	C56	-2524	-2130
279	C55	-2524	-2190
280	C54	-2524	-2250
281	C53	-2524	-2310
282	C52	-2524	-2370

■ BLOCK DIAGRAM



■ TERMINAL DESCRIPTION

No.	Symbol	I/O	Function																																													
1 to 8	DUMMY0 to DUMMY7		Dummy Terminals. These terminals are insulated.																																													
9,46	VDD	Power	VDD=+3V																																													
13,30	VSS	GND	VSS=0V																																													
45 44 43 42 41	V1 V2 V3 V4 V5	Power	<p>LCD Driving Voltage Supplying Terminal. When the internal voltage booster is not used, supply each level of LCD driving voltage from outside with following relation. $VDD \geq V1 \geq V2 \geq V3 \geq V4 \geq V5$</p> <p>When the internal power supply is on, the internal circuits generate and supply following LCD bias voltage from V1 to V4 terminals.</p> <table border="1" style="margin: 10px auto; border-collapse: collapse;"> <thead> <tr> <th>Bias</th> <th>V1</th> <th>V2</th> <th>V3</th> <th>V4</th> </tr> </thead> <tbody> <tr> <td>1/4Bias</td> <td>$V5+3/4V_{LCD}$</td> <td>$V5+2/4V_{LCD}$</td> <td>$V5+2/4V_{LCD}$</td> <td>$V5+1/4V_{LCD}$</td> </tr> <tr> <td>1/5Bias</td> <td>$V5+4/5V_{LCD}$</td> <td>$V5+3/5V_{LCD}$</td> <td>$V5+2/5V_{LCD}$</td> <td>$V5+1/5V_{LCD}$</td> </tr> <tr> <td>1/6Bias</td> <td>$V5+5/6V_{LCD}$</td> <td>$V5+4/6V_{LCD}$</td> <td>$V5+2/6V_{LCD}$</td> <td>$V5+1/6V_{LCD}$</td> </tr> <tr> <td>1/7Bias</td> <td>$V5+6/7V_{LCD}$</td> <td>$V5+5/7V_{LCD}$</td> <td>$V5+2/7V_{LCD}$</td> <td>$V5+1/7V_{LCD}$</td> </tr> <tr> <td>1/8Bias</td> <td>$V5+7/8V_{LCD}$</td> <td>$V5+6/8V_{LCD}$</td> <td>$V5+2/8V_{LCD}$</td> <td>$V5+1/8V_{LCD}$</td> </tr> <tr> <td>1/9Bias</td> <td>$V5+8/9V_{LCD}$</td> <td>$V5+7/9V_{LCD}$</td> <td>$V5+2/9V_{LCD}$</td> <td>$V5+1/9V_{LCD}$</td> </tr> <tr> <td>1/10Bias</td> <td>$V5+9/10V_{LCD}$</td> <td>$V5+8/10V_{LCD}$</td> <td>$V5+2/10V_{LCD}$</td> <td>$V5+1/10V_{LCD}$</td> </tr> <tr> <td>1/11Bias</td> <td>$V5+10/11V_{LCD}$</td> <td>$V5+9/11V_{LCD}$</td> <td>$V5+2/11V_{LCD}$</td> <td>$V5+1/11V_{LCD}$</td> </tr> </tbody> </table> <p style="text-align: center;">(V_{LCD}=V_{DD}-V₅)</p>	Bias	V1	V2	V3	V4	1/4Bias	$V5+3/4V_{LCD}$	$V5+2/4V_{LCD}$	$V5+2/4V_{LCD}$	$V5+1/4V_{LCD}$	1/5Bias	$V5+4/5V_{LCD}$	$V5+3/5V_{LCD}$	$V5+2/5V_{LCD}$	$V5+1/5V_{LCD}$	1/6Bias	$V5+5/6V_{LCD}$	$V5+4/6V_{LCD}$	$V5+2/6V_{LCD}$	$V5+1/6V_{LCD}$	1/7Bias	$V5+6/7V_{LCD}$	$V5+5/7V_{LCD}$	$V5+2/7V_{LCD}$	$V5+1/7V_{LCD}$	1/8Bias	$V5+7/8V_{LCD}$	$V5+6/8V_{LCD}$	$V5+2/8V_{LCD}$	$V5+1/8V_{LCD}$	1/9Bias	$V5+8/9V_{LCD}$	$V5+7/9V_{LCD}$	$V5+2/9V_{LCD}$	$V5+1/9V_{LCD}$	1/10Bias	$V5+9/10V_{LCD}$	$V5+8/10V_{LCD}$	$V5+2/10V_{LCD}$	$V5+1/10V_{LCD}$	1/11Bias	$V5+10/11V_{LCD}$	$V5+9/11V_{LCD}$	$V5+2/11V_{LCD}$	$V5+1/11V_{LCD}$
Bias	V1	V2	V3	V4																																												
1/4Bias	$V5+3/4V_{LCD}$	$V5+2/4V_{LCD}$	$V5+2/4V_{LCD}$	$V5+1/4V_{LCD}$																																												
1/5Bias	$V5+4/5V_{LCD}$	$V5+3/5V_{LCD}$	$V5+2/5V_{LCD}$	$V5+1/5V_{LCD}$																																												
1/6Bias	$V5+5/6V_{LCD}$	$V5+4/6V_{LCD}$	$V5+2/6V_{LCD}$	$V5+1/6V_{LCD}$																																												
1/7Bias	$V5+6/7V_{LCD}$	$V5+5/7V_{LCD}$	$V5+2/7V_{LCD}$	$V5+1/7V_{LCD}$																																												
1/8Bias	$V5+7/8V_{LCD}$	$V5+6/8V_{LCD}$	$V5+2/8V_{LCD}$	$V5+1/8V_{LCD}$																																												
1/9Bias	$V5+8/9V_{LCD}$	$V5+7/9V_{LCD}$	$V5+2/9V_{LCD}$	$V5+1/9V_{LCD}$																																												
1/10Bias	$V5+9/10V_{LCD}$	$V5+8/10V_{LCD}$	$V5+2/10V_{LCD}$	$V5+1/10V_{LCD}$																																												
1/11Bias	$V5+10/11V_{LCD}$	$V5+9/11V_{LCD}$	$V5+2/11V_{LCD}$	$V5+1/11V_{LCD}$																																												
38,39 36,37 34,35 32,33	C1+,C1- C2+,C2- C3+,C3- C4+,C4-	O	Step up capacitor connecting terminals. Voltage booster circuit (Maximum 5-time)																																													
31	VOUT	O	Step up voltage output terminal. Connect the step up capacitor between this terminal and Vss.																																													
40	VR	I	Voltage adjust terminal. V5 level is adjusted by external bleeder resistance connecting between VDD and V5 terminal.																																													
15 14	T1 T2	I	<p>LCD bias voltage control terminals. (*:Don't Care)</p> <table border="1" style="margin: 10px auto; border-collapse: collapse;"> <thead> <tr> <th>T1</th> <th>T2</th> <th>Voltage booster Cir.</th> <th>Voltage Adj.</th> <th>V/F Cir.</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>*</td> <td>Available</td> <td>Available</td> <td>Available</td> </tr> <tr> <td>H</td> <td>L</td> <td>Not Avail.</td> <td>Available</td> <td>Available</td> </tr> <tr> <td>H</td> <td>H</td> <td>Not Avail.</td> <td>Not Avail.</td> <td>Available</td> </tr> </tbody> </table>	T1	T2	Voltage booster Cir.	Voltage Adj.	V/F Cir.	L	*	Available	Available	Available	H	L	Not Avail.	Available	Available	H	H	Not Avail.	Not Avail.	Available																									
T1	T2	Voltage booster Cir.	Voltage Adj.	V/F Cir.																																												
L	*	Available	Available	Available																																												
H	L	Not Avail.	Available	Available																																												
H	H	Not Avail.	Not Avail.	Available																																												
22 to 29	D0 to D7 (SI) (SCL)	I/O	<p>P/S="H" : Tri-state bi-directional Data I/O terminal in 8-bit parallel operation. P/S="L" : D7=Serial data input terminal. D6=Serial data clock signal input terminal.</p> <p>Data from SI is loaded at the rising edge of SCL and latched as the parallel data at 8th rising edge of SCL.</p>																																													
19	A0	I	<p>Connect to the Address bus of MPU. The data on the D0 to D7 is distinguished between Display data and Instruction by status of A0.</p> <table border="1" style="margin: 10px auto; border-collapse: collapse;"> <thead> <tr> <th>A0</th> <th>H</th> <th>L</th> </tr> </thead> <tbody> <tr> <td>Distin.</td> <td>Display Data</td> <td>Instruction</td> </tr> </tbody> </table>	A0	H	L	Distin.	Display Data	Instruction																																							
A0	H	L																																														
Distin.	Display Data	Instruction																																														
12	\overline{RES}	I	Reset terminal. When the \overline{RES} terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.																																													
18	\overline{CS}	I	Chip select terminal. Data Input/Output are available during \overline{CS} ="L".																																													

No	Symbol	I/O	Function																				
21	$\overline{\text{RD}}$ (E)	I	<p><In case of 80 Type MPU> RD signal of 80 type MPU input terminal. Active "L" During this signal is "L", D₀ to D₇ terminals are output. <In case of 68 Type MPU> Enable signal of 68 type MPU input terminal. Active "H"</p>																				
20	$\overline{\text{WR}}$ (RW)	I	<p><In case of 80 Type MPU> Connect to the 80 type MPU WR signal. Active "L". The data on the data bus input synchronizing the rise edge of this signal. <In case of 68 Type MPU> The read/write control signal of 68 type MPU input terminal.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>R/W</td> <td>H</td> <td>L</td> </tr> <tr> <td>State</td> <td>Read</td> <td>Write</td> </tr> </table>	R/W	H	L	State	Read	Write														
R/W	H	L																					
State	Read	Write																					
11	CEL68	I	<p>MPU interface type selection terminal.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <td>CEL68</td> <td>H</td> <td>L</td> </tr> <tr> <td>State</td> <td>68 Type</td> <td>80 Type</td> </tr> </table>	CEL68	H	L	State	68 Type	80 Type														
CEL68	H	L																					
State	68 Type	80 Type																					
10	P/S	I	<p>serial or parallel interface selection terminal.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>P/S</th> <th>Chip Select</th> <th>Data/Command</th> <th>Data</th> <th>Read/Write</th> <th>serial Clock</th> </tr> <tr> <td>"H"</td> <td>$\overline{\text{CS}}$</td> <td>A</td> <td>D₀ to D₇</td> <td>$\overline{\text{RD}}$, $\overline{\text{WR}}$</td> <td>-</td> </tr> <tr> <td>"L"</td> <td>$\overline{\text{CS}}$</td> <td>A₀</td> <td>SI(D₇)</td> <td>Write Only</td> <td>SCL(D₆)</td> </tr> </table> <p>RAM data and status read operation do not work in mode of the serial interface.</p> <p>In case of the serial interface (P/S="L"), $\overline{\text{RD}}$ and $\overline{\text{WR}}$ must be fixed "H" or "L", and D₀ to D₅ are high impedance.</p>	P/S	Chip Select	Data/Command	Data	Read/Write	serial Clock	"H"	$\overline{\text{CS}}$	A	D ₀ to D ₇	$\overline{\text{RD}}$, $\overline{\text{WR}}$	-	"L"	$\overline{\text{CS}}$	A ₀	SI(D ₇)	Write Only	SCL(D ₆)		
P/S	Chip Select	Data/Command	Data	Read/Write	serial Clock																		
"H"	$\overline{\text{CS}}$	A	D ₀ to D ₇	$\overline{\text{RD}}$, $\overline{\text{WR}}$	-																		
"L"	$\overline{\text{CS}}$	A ₀	SI(D ₇)	Write Only	SCL(D ₆)																		
16 17	OSC ₁ OSC ₂	I	<p>System clock input terminal for Maker testing.(This terminal should be Open) For external clock operation, the clock should be input to OSC₁ terminal.</p>																				
47 to 98	C ₀ to C ₅₁	O	<p>LCD driving signal output terminals. Segment output terminals:S₀ to S₁₃₁ Common output terminals:C₀ to C₁₀₃</p> <p>Segment output terminal The following output voltages are selected by the combination of FR and data in the RAM.(non of the n-line inverse functions)</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th rowspan="2">RAM Data</th> <th rowspan="2">FR</th> <th colspan="2">Output Voltage</th> </tr> <tr> <th>Normal</th> <th>Reverse</th> </tr> <tr> <td rowspan="2">H</td> <td>H</td> <td>V_{DD}</td> <td>V₂</td> </tr> <tr> <td>L</td> <td>V₅</td> <td>V₃</td> </tr> <tr> <td rowspan="2">L</td> <td>H</td> <td>V₂</td> <td>V_{DD}</td> </tr> <tr> <td>L</td> <td>V₃</td> <td>V₅</td> </tr> </table>	RAM Data	FR	Output Voltage		Normal	Reverse	H	H	V _{DD}	V ₂	L	V ₅	V ₃	L	H	V ₂	V _{DD}	L	V ₃	V ₅
RAM Data	FR	Output Voltage																					
		Normal	Reverse																				
H	H	V _{DD}	V ₂																				
	L	V ₅	V ₃																				
L	H	V ₂	V _{DD}																				
	L	V ₃	V ₅																				
99 to 230	S ₀ to S ₁₃₁	O	<p>Common output terminal The following output voltages are selected by the combination of FR and status of common.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Scan data</th> <th>FR</th> <th>Output Voltage</th> </tr> <tr> <td rowspan="2">H</td> <td>H</td> <td>V₅</td> </tr> <tr> <td>L</td> <td>V_{DD}</td> </tr> <tr> <td rowspan="2">L</td> <td>H</td> <td>V₁</td> </tr> <tr> <td>L</td> <td>V₄</td> </tr> </table>	Scan data	FR	Output Voltage	H	H	V ₅	L	V _{DD}	L	H	V ₁	L	V ₄							
Scan data	FR	Output Voltage																					
H	H	V ₅																					
	L	V _{DD}																					
L	H	V ₁																					
	L	V ₄																					
282 to 231	C ₅₂ to C ₁₀₃	O	<p>Common output terminal The following output voltages are selected by the combination of FR and status of common.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>Scan data</th> <th>FR</th> <th>Output Voltage</th> </tr> <tr> <td rowspan="2">H</td> <td>H</td> <td>V₅</td> </tr> <tr> <td>L</td> <td>V_{DD}</td> </tr> <tr> <td rowspan="2">L</td> <td>H</td> <td>V₁</td> </tr> <tr> <td>L</td> <td>V₄</td> </tr> </table>	Scan data	FR	Output Voltage	H	H	V ₅	L	V _{DD}	L	H	V ₁	L	V ₄							
Scan data	FR	Output Voltage																					
H	H	V ₅																					
	L	V _{DD}																					
L	H	V ₁																					
	L	V ₄																					

■ Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)

While the internal circuits are operating, the busy flag (BF) is "1" and any instruction excepting for the status read are inhibited .

The busy flag goes to "1" from D7 terminal when status read instruction is executed.

When enough cycle time over than t_{CYC} indicated in " BUS TIMING CHARACTERISTICS" is ensured, no need to check the busy flag for reduction of the MPU loads.

(1-2) Display Start Line Register

The Display start Line Register is a pointer register which indicates the address in the Display Data RAM corresponding with COM_n(normally it display the top line in the LCD Panel). This register also operates for vertical display scroll, the display page change and so on. The Display Start Line Set instruction sets the display start address of the Display Data RAM represented in 8-bit to this register.

(1-3) Line Counter

The Line Counter generates the line address of display data RAM by the count up operation synchronizing the common cycle after the reset operation at the status change of internal FR signal.

(1-4) Column Address Counter

The column address counter is 8-bit pre-settable counter addressing the column address of display data RAM as shown in Fig. 1. It is incremented (+1) up to (84)H by the Display Data Read/Write instruction execution. It stops the count up operation at (84)H, and it does not count up non existing address area over than (84)H by the count lock function. This count lock is released by new column address set.

The column address counter is independent of the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM corresponding to the Segment Driver.

(1-5) Page Register

The page register gives a page address of Display Data RAM as shown in Fig. 1. When the MPU accesses the data with the page change, the page address set instruction is required.

(1-6) Display Data RAM

Display Data RAM is the bit map RAM consisting of 21,120 bits to memorize the display data corresponding to each pixel of LCD panel. The each bit in the Display Data RAM corresponds to the each pixel of the LCD panel and controls the display by following bit data.

When Normal Display : On="1" , Off="0"

When Inverse Display : On="0" , Off="1"

The Display Data RAM outputs 132-bit parallel data in the area addressed by the line counter, and these data are set into the Display Data Latch.

The access operation from MPU to the display data RAM and the data output from the display data RAM are so controlled to operate independently that the data rewriting does not influence with any malfunctions to the display. The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig.1.

(1-7) Common Driver Assignment

The scanning order can be assigned by mask option as shown on Table 1.

Table 1

		COM Outputs Terminals			
PAD No.	47	98	231	282	
Pin name	C ₀	C ₅₁	C ₁₀₃	C ₅₂	
Ver.A	COM ₀ → COM ₅₁		COM ₁₀₃ ← COM ₅₂		
Ver.B	COM ₁₀₃ ← COM ₅₂		COM ₀ → COM ₅₁		

Page Address	DATA	Display Pattern	Line Address		
D4, D3, D2, D1, D0 (0,0,0,0,0)	D0			00	
	D1			01	
	D2			02	
	D3			03	
	D4			04	
	D5			05	
	D6			06	
	D7			07	
D4, D3, D2, D1, D0 (0,0,0,0,1)	D0			08	
	D1			09	
	D2			0A	
	D3			0B	
	D4			0C	
	D5			0D	
	D6			0E	
	D7			0F	
D4, D3, D2, D1, D0 (0,0,0,1,0)	D0			10	
	D1			11	
	D2			12	
	D3			13	
	D4			14	
	D5			15	
	D6			16	
	D7			17	
D4, D3, D2, D1, D0 (0,1,1,1,0)	D0			70	
	D1			71	
	D2			72	
	D3			73	
	D4			74	
	D5			75	
	D6			76	
	D7			77	
D4, D3, D2, D1, D0 (0,1,1,1,1)	D0			78	
	D1			79	
	D2			7A	
	D3			7B	
	D4			7C	
	D5			7D	
	D6			7E	
	D7			7F	
D4, D3, D2, D1, D0 (1,0,0,1,1)	D0			98	
	D1			99	
	D2			9A	
	D3			9B	
	D4			9C	
	D5			9D	
	D6			9E	
	D7			9F	

Column Address	A	D	C	D0="0"	00	01	02	03	04	05	06	07	08	09	7A	7B	7C	7D	7E	7F	80	81	82	83
				D0="1"	83	82	81	80	7F	7E	7D	7C	7B	7A	09	08	07	06	05	04	03	02	01	00
				Segment Output	0	1	2	3	4	5	6	7	8	9	122	123	124	125	126	127	128	129	130	131

For example the Display start line is 10H

Cn Out
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
...
C94
C65
C96
C97
C98
C99
C100
C101
C102
C103

Fig.1 Correspondence with Display Data RAM Address

(1-8) Reset Circuit

Reset circuit operates the following initializations when the condition of RES terminal goes to "L" level.

Initialization

- 1 Display Off
- 2 Normal Display (Non-inverse display)
- 3 ADC Select : Normal (ADC Instruction D0 ="0")
- 4 Read Modify Write Mode Off
- 5 Internal Power supply (Voltage Booster) circuits Off
- 6 Static Drive Off
- 7 Driver Output Off
- 8 Clear the serial interface register
- 9 Set the address(00)H to the Column Address Counter
- 10 Set the 1st Line in the Display Start Line Register.page (00)H to the Page Address Register
- 11 Set the page "0" to the Page Address Register
- 12 Set the EVR register to (FF)H
- 13 Set the All display(1/104 duty)
- 14 Set the Bias select(1/11 Bias)
- 15 Set the 5-Time Voltage Booster
- 16 Set the n line turn over register (0)H

The $\overline{\text{RES}}$ terminal should be connected to the Reset terminal of MPU for the initialization at the mean time with MPU as shown in "MPU Interface Example". The period of reset signal requires over than 10 μ s $\overline{\text{RES}}$ ="L" level input as shown in "Electrical Characteristics". After 1 μ s from the rise edge of $\overline{\text{RES}}$ signal, the operation goes to normal.

When the internal LCD power supply is not used, the external LCD power supply into the NJU6678 must be turned on during $\overline{\text{RES}}$ = "L". Although the condition of $\overline{\text{RES}}$ ="L" clear each registers and initialize as above, the oscillation circuit and the output terminal conditions (D0 to D7) are not influenced. The initialization must be performed using $\overline{\text{RES}}$ terminal at the power on, to prevent hung up or any incorrect operations. The reset Instruction performs the initialization procedures from No.8 to No.16 as shown in above.

Note) The noise into the $\overline{\text{RES}}$ terminal should be eliminated to avoid the error on the application with the careful design.

(1-9) LCD Driving

(a) LCD Driving Circuits

LCD driving circuits are consisted of 236 multiplexers which operate as 132 Segment drivers and 104 Common drivers. 104 Common drivers with the shift register scan the common display signal. The combination of the Display data, COM scan signal and FR signal form into the LCD driving output voltage. The output wave form is shown in the Fig. 7.

(b) Display Data Latch Circuits

Display Data Latch stores 132-bit display data temporarily which is output to LCD driver circuits at a common cycle from Display Data RAM addressed by Line Counter. The instructions of Display On/Off, Display inverse ON/OFF and Static Drive On/Off control only the data in Display Data Latch, therefore, the data in the Display Data RAM is not changed.

(c) Line Counter and Latch signal of Latch Circuits

The clock to Line Counter and latch signal to the Latch Circuits are generated from the internal display clock (CL). The line address of Display Data RAM is renewed synchronizing with display clock(CL). 132 bits display data are latched in display latch circuits synchronizing with display clock, and then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Display Timing Generator

Display Timing Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR (refer to Fig.2). The Frame Signal FR and LCD alternative signal generate LCD driving waveform of the two frame alternative driving method or n-Line inverse driving method.

(e) Common Timing Generation

The common timing is generated by display clock.

-Waveform of Display Timing(without the n-line inverse functions, the line inverse register in set to 0)




Fig.2

-Waveform of Display Timing(with the n-line inverse function, n=7, the line inverse register in set to 6)




Fig.3

(f) Oscillation Circuit

The Oscillation Circuit is a low power CR oscillator incorporating with Resistor and Capacitor. It generates clocks for display timing signal source and voltage booster circuits. The oscillation circuit output frequency is divided as shown in below for display clock CL.

-The relation between duty and divide

Duty	1/8	1/16	1/24	1/32	1/40	1/48,56	1/64,72	1/80,88	1/96,104
Divide	1/50	1/25	1/16	1/12	1/10	1/8	1/6	1/5	1/4

(g) Power Supply Circuit

Internal Power Supply Circuit generate the High voltage and Bias voltage for the LCD. The power Supply Circuit consists of Voltage Booster (5-Time maximum) Circuits, Regulator Circuits, and Voltage Followers. The internal Power Supply is designed for small size LCD panel, therefore it is not suitable for the large size LCD panel application. If the contrast is not good in the large size LCD panel application, please supply the external.

The suitable values of the capacitors connecting to the V1 to V5 terminals and the voltage booster circuit, and the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption with the LCD panel is depending on the display pattern. Please evaluate with actual LCD module.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the voltage booster circuits, regulator circuits, voltage follower circuits are turned off. In this time, the bias voltage of V1, V2, V3, V4, and V5 for the LCD should be supplied from outside, terminals C1+, C1-, C2+, C2-, and VR should be open. The status of internal power supply is selected by T1 and T2 terminal. Furthermore the external power supply operates with some of internal power supply function.


T1	T2	Voltage Booster	Voltage Adj.	Buffer(V/F)	Ext.Pow Supply	C1+,C1- to C4+,C4-	VR Term.
L	L/H	ON	ON	ON	-		
H	L	OFF	ON	ON	VOUT	Open	
H	H	OFF	OFF	ON	V5,VOUT	Open	Open

When (T1, T2)=(H, L), C1+, C1-, C2+, C2-, C3+, C3-, C4+, C4- terminals for voltage booster circuits are open because the voltage booster circuits doesn't operate. Therefore LCD driving voltage to the VOUT terminal should be supplied from outside.

When (T1, T2)=(H, H), terminals for voltage booster circuits and VR are open, because the voltage booster circuits and Voltage adjust circuits do not operate.

○Power Supply applications


(1) External power supply operation.



(2) Internal power supply operation.


(Voltage Booster, Voltage Adj., Buffer(V/F))

Internal power supply ON (instruction) (T1,T2)=(L,L)




(3) External power supply operation with Voltage Adjustment, 3 Buffer(V/F)

Internal power supply ON (Instruction) (T1,T2) = (H,L)



(4) External power supply operation adjusted Voltage to V5.

Internal power supply (Instruction) (T1,T2) = (H,H)



⊗ : These switches should be open during the power save mode.

(2) Instruction

The NJU6678 distinguishes the signal on the data bus by combination of A0, \overline{RD} and \overline{WR} . The decode of the instruction and execution performs depending on the internal timing only neither the external clock. In case of serial interface, the data input as MSB first serially.

The Table. 4 shows the instruction codes of the NJU6678.

Table 4. Instruction Code

(*:Don't Care)

	Instruction	Code											Description	
		A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D0		
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	1	LCD Display ON/OFF 0:OFF 1:ON
(2)	Display Start Line Set High Order 4bits	0	1	0	0	1	0	1	High Order Address				Determine the Display Line of RAM to the COM0. (Set the Higher order 4bits)	
	Display Start Line Set Lower Order 4bits	0	1	0	0	1	1	0	Lower Order Address				Determine the Display Line of RAM to the COM0. (Set the Lower order 4bits)	
(3)	Page Address Set High Order 1bits	0	1	0	0	1	0	0	*	*	*	Hi.	Set the Higher order 1bit page of DD RAM to the Page Address Register	
	Page Address Set Lower Order 4bits	0	1	0	1	1	0	0	Lower Order Page Address				Set the Lower order 4 bit page of DD RAM to the Page Address Register	
(4)	Column Address Set High Order 4bits	0	1	0	0	0	0	1	High Order Column Add.				Set the Higher order 4 bits Column Address to the Reg.	
	Column Address Set Lower Order 4bits	0	1	0	0	0	0	0	Lower Order Column Add.				Set the Lower order 4 bits Column Address to the Reg.	
(5)	Status Read	0	0	1	Status				0	0	0	0	Read out the internal Status	
(6)	Write Display Data	1	1	0	Write Data							Write the data into the Display Data RAM		
(7)	Read Display Data	1	0	1	Read Data							Read the data from the Display Data RAM		
(8)	Normal or Inverse of ON/OFF Set	0	1	0	1	0	1	0	0	1	1	0	Inverse the ON and OFF Display 0:Normal 1:Inverse	
(9)	Whole Display ON /Normal Display	0	1	0	1	0	1	0	0	1	0	0	Whole Display Turns ON 0:Normal 1:Whole Disp. ON	
(10)	Sub instruction table mode	0	1	0	0	1	1	1	0	0	0	0	Set the Sub instruction table.	
(11)	Partial Display													
	1st Block, Set Start display unit	0	1	0	0	0	0	0	Start display unit				Set the Start display unit of 1st Block.	
	1st Block, Set The number of display units	0	1	0	0	0	0	1	number of display units				Set the number of display units of 1st Block.	
	2nd Block, Set Start display unit	0	1	0	0	0	1	0	Start display unit				Set the Start display unit of 2nd Block.	
	2nd Block, Set The number of display units	0	1	0	0	0	1	1	number of display units				Set the number of display units of 2nd Block.	
	Partial display on	0	1	0	0	1	0	0	0	0	0	0	It comes off the mode to set and a display is executed.	
(12)	n-line Inverse Drive Set													
	Register Set Higher order 2 bits	0	1	0	0	1	0	1	*	*	higher order		Set the number of inverse drive line.	
	Register Set Lower order 4 bits	0	1	0	0	1	1	0	Lower order				Set the number of inverse drive line.	
	n-line Inverse Drive Set is executed.	0	1	0	0	1	1	1	0	0	0	0	The execution of the line inverse drive.	
(13)	EVR Register Set													
	EVR Register Set Higher order 4 bits	0	1	0	1	0	0	0	EVR Data Higher order				Set the V5 output level to the EVR register. (Higher order 4 bits)	
	EVR Register Set Lower order 4 bits	0	1	0	1	0	0	1	EVR Data Lower order				Set the V5 output level to the EVR register. (Lower order 4 bits)	
	EVR Register Set is executed.	0	1	0	1	0	1	0	0	0	0	0	The execution of the EVR.	
(14)	End of sub instruction table mode	0	1	0	0	1	1	1	0	0	0	1	It ends the setting of sub instruction table.	

(*:Don't Care)

Instruction		Code											Description
		A0	\overline{RD}	\overline{WR}	D7	D6	D5	D4	D3	D2	D1	D0	
(15)	Bias Select	0	1	0	1	0	1	1	*	Bias		Select the bias (8 Patterns)	
(16)	Voltage Booster Circuits Multiple Select	0	1	0	0	0	1	1	0	0	Boost Multiple	Set the Booster circuits	
(17)	Read Modify Write /End	0	1	0	1	1	1	0	0	0	0	Read Modify Write mode D0=0:On D0=1:End	
(18)	Reset	0	1	0	1	1	1	0	0	0	1	Initialize the internal Circuits	
(19)	Internal Power Supply ON/OFF	0	1	0	0	0	1	0	0	0	0	0:Int. Power Supply OFF 1:Int. Power Supply ON	
(20)	LCD Driving Voltage Set	0	1	0	0	0	1	0	0	0	1	Set LCD Driving Voltage after the internal (external) power supply is turned on	
(21)	Power Save (Dual Command)											Set the Power Save Mode (LCD Display OFF +Whole Display Turns ON)	
(22)	ADC Select	0	1	0	1	0	1	0	0	0	0	Set the DD RAM vs Segment D0=0:Normal D0=1:Inverse	

(3) Explanation of Instruction Code

(3-1) Display On/Off

This instruction executes whole display On/Off without relationship of the data in the Display Data RAM and internal conditions.

A0	$\overline{\text{RD}}$	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	1	D

D 0:Display Off

1:Display On

(3-2) Display Start Line

This instruction sets the line address of Display Data RAM corresponding the COM0 terminal (the highest position line of display in normal application). The display area is fixed automatically by number of display line which corresponds the display duty ratio from the pointed line address as the start line. This instruction realizes the vertical smooth scroll with extra display RAM or the page address change by dynamic line addressing. In this time, the contents of RAM are not changed.

A0	$\overline{\text{RD}}$	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	0	1	A7	A6	A5	A4
0	1	0	0	1	1	0	A3	A2	A1	A0

A7	A6	A5	A4	A3	A2	A1	A0	Line Address(HEX)
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
			:					:
			:					:
1	0	0	1	1	1	1	1	9F

(3-3) Page Address Set

When MPU accesses the Display Data RAM, the page address must be selected before the data writing. The access to the Display Data RAM is available by the page and column address set (Refer the Fig. 1). The page address change does not influence with the display.

A0	$\overline{\text{RD}}$	$\overline{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	0	0	*	*	*	A4
0	1	0	1	1	0	0	A3	A2	A1	A0


(*:Don't Care)

A4	A3	A2	A1	A0	Page
0	0	0	0	0	0
0	0	0	0	1	1
		:			:
		:			:
1	0	0	1	1	19

(3-4) Column Address


When MPU accesses the Display Data RAM, the page address (refer(3-3)) and column address set are required before the data writing. The column address set requires twice address set which are higher order 4 bits address set and lower order 4 bits. When the MPU accesses the Display Data RAM sequentially, the column address is increase one by one automatically, therefore, the MPU can access only the data sequentially without address set.

After writing 1page data, page address setting is required due to page address doesn't increase automatically. The increment of the column address is stopped at the address of (83)H automatically, and the page address is not changed even if the column address increase to (83)H and stop. In this time the page address is not changed.



(3-5) Status Read

This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".



BUSY : BUSY=1 indicate the operating or the Reset cycle.
The instruction can be input after the BUSY status change to "0".


ADC : Indicate the output correspondence of column (segment) address and segment driver.
 0 : Counterclockwise Output (Inverse) Column Address 131-n <---> Segment Driver n
 1 : Clockwise Output (Normal) Column Address n <---> Segment Driver n
 (Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF : Indicate the whole display On/Off status.
 0 : Whole Display "On"
 1 : Whole Display "Off"
 (Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initializing by $\overline{\text{RES}}$ signal or reset instruction.
 0 : -
 1 : Initialization Period

(3-6) Write Display Data

This instruction writes the 8-bit data on the data bus into the Display Data RAM. The column address increases "1" automatically after data writing, therefore, the MPU can write the 8-bit data into the Display Data RAM continuously without any address setting after the start address setting.




(3-7) Read Display Data

This instruction reads out the 8-bit data from Display Data RAM addressed by the column and page address. The column address increase "1" automatically after data reading out, therefore, the MPU can read out the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read must operate after column address set as the explanation in "(5-4) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data is not read out.



(3-8) Normal or Inverse On/Off Set


This instruction changes the condition of display turn on and off as normal or inverse. The contents of Display Data RAM is not changed by this instruction execution.



D 0 : Normal RAM data "1" correspond to "On"
 1 : Inverse RAM data "0" correspond to "On"

(3-9) Whole Display On

This instruction turns on the all pixels independent of the contents of Display Data RAM. In this time, the contents of Display Data RAM is not changed and kept. This instruction takes precedence over the "Normal or Inverse On/Off Set Instruction".



D 0 : Normal Display
 1 : Whole Display turn on


When Whole Display On Instruction is executed in the Display Off status, the internal circuits go to the power save mode (refer to the (s) Power Save).

(3-10) Sub Instruction table mode

This instruction switches the instruction table from the main to the sub. The sub instruction table contains instructions of partial display, n-line inverse drive set and EVR register set as mentioned in (11), (12) and (13). The instruction of sub instruction table mode must be executed before above 3 sub instructions execution. The instruction of end of sub instruction table mode (14) switches the instruction table from the sub to the main. If any main instructions are written in the sub instruction mode, the NJU6678 will malfunction.

A0	<u>RD</u>	<u>R/W</u> WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	1	1	0	0	0	0

-Set sub Instruction table flow is shown below:



(3-11) Partial Display

This instruction divides the active display area in a LCD panel to 13 units consisting of 8 commons per unit and displays one or two blocks of active display area consisting of a unit or more. In the partial display mode, the display duty ratio is set automatically according to the number of unit in a block or two.

Therefore, the partial display function realizes to go down the LCD driving voltage according to the display duty ratio. As a result, the operation current of display system is much saved against the full display mode.

The display units


UNIT	0	(8 commons)
UNIT	1	
UNIT	2	
UNIT	3	
UNIT	4	
UNIT	5	
UNIT	6	
UNIT	7	
UNIT	8	
UNIT	9	
UNIT	10	
UNIT	11	↓
UNIT	12	(8 commons)

104-common

132-segment

Partial display instruction

The partial display operates by the combination of instructions which area unit number of start position start unit block in the display area and a number of display unit from start position to end as a block. The number of block is set up to two.



After execution of the next instruction, the display mode is changed to the partial display and the duty is changed automatically.


D :unit number (Hex.)

Note) In case of full display (1/104 duty), all of units on the display are selected when the first start unit is set to "0" (0,0,0,0) and the second number of display unit is set to "13" (1,1,0,1). In this time, the second block settings are ignored.

In case of only one block display, the second block settings are ignored when the second start unit is set to "0" (0,0,0,0) and the second display unit number is set to "0" (0,0,0,0).


Keep the order of partial display instruction sequence.
Do not set over "UNIT 12" the display data in DD RAM are assigned continuously from page 0 for all of display block, even if non-display area is existed between the first block and the second.

The example of partial display setting




The above partial display condition is set as follows:

1) Set sub instruction mode




2) Set partial display conditions




In this case, 1/56 duty. (Duty=1/(number of display units x 8))

3) End sub instruction mode



Although the partial display instruction changes duty cycle ratio automatically and display area, LCD driving voltage, Bias and others are not changed. Therefore, the instruction of LCD driving voltage "OFF" (D=0) must be set before partial display operation, and the other instructions such as the n-line inverse drive set, EVR register set, bias select and voltage booster select should be set for optimum display-contrast. The "End of sub instruction mode" is required before these instructions in order to prevent momentary flickering.

-Set Partial Display flow is shown below:



(3-12) n-line Inverse Drive Mode

This instruction sets a line number for inversion of LCD driving signal levels between “1” and “0”. It reduces the stripe shadow(crosstalk) and stabilizes display quality. The n-line inverse number is set according to the result of actual LCD panel display.

The instructions must be input in order of followings. These instructions are sub instruction sets and must be set after (3-10)Sub instruction table mode.

A 0	<u>RD</u>	<u>R/W</u> WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
0	1	0	0	1	0	1	*	*	A 5	A 4	Higher order
0	1	0	0	1	1	0	A 3	A 2	A 1	A 0	Low order

A 5	A 4	A 3	A 2	A 1	A 0	Inverse line	
0	0	0	0	0	0	-	
0	0	0	0	0	1	2	
			⋮			⋮	
			⋮			⋮	
1	1	1	1	1	1	64	(*:Don't Care)

The actual operation starts after following instruction.

A 0	<u>RD</u>	<u>R/W</u> WR	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
0	1	0	0	1	1	1	0	0	0	0

(3-13) EVR Register Set

This instruction controls voltage adjustment circuits of internal LCD power supply and changes LCD driving voltage "V5". Finally, it adjusts the contrast of LCD display. By setting a data into EVR register, V5 output voltage selects one condition out of 201-voltage conditions. The range of V5 voltage is adjusted by setting external resistors as mentioned in "(4)(b) Voltage Adjust Circuits".

This instruction is sub instruction and it must be set after (3-10) Sub instruction table mode.

A0	<u>RD</u>	<u>R/W</u> WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	A7	A6	A5	A4
0	1	0	1	0	0	1	A3	A2	A1	A0

A7	A6	A5	A4	A3	A2	A1	A0	VLCD
0	0	1	1	0	1	1	1	Low
			:					:
			:					:
1	1	1	1	1	1	1	1	High

$V_{LCD} = V_{DD} - V_5$

When EVR doesn't use, set the EVR register to (1,1,1,1,1,1,1,1).

The actual operation starts after following instruction.

A0	<u>RD</u>	<u>R/W</u> WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	0	0

(3-14) End of Sub instruction table mode

"End of sub instruction table mode" instruction switches instruction table from sub to main.

(11)Partial display, (12)n-line inverse drive mode, and (13)EVR are sub instruction sets on the sub instruction table. The instruction of "END of sub instruction mode" must be set after these sub instruction sets. The NJU6678 may occur incorrect operation if any main instructions on the main instruction table are input in mode of sub instruction table.

A0	<u>RD</u>	<u>R/W</u> WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	1	1	1	0	0	0	1

(3-15) Bias Select

This instruction decides the value of LCD driving voltage bias ratio.

Especially, the bias should be selected for display quality in partial mode.

A0	$\overline{\text{RD}}$	$\frac{\text{R/W}}{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0	
0	1	0	1	0	1	1	*	A2	A1	A0	(*:Don't Care)

A2	A1	A0	Bias
0	0	0	1/4
0	0	1	1/5
0	1	0	1/6
0	1	1	1/7
1	0	0	1/8
1	0	1	1/9
1	1	0	1/10
1	1	1	1/11

(3-16) Voltage Booster Circuit Multiple Select

This instruction Selects a voltage boost time.

The multiple must be selected the voltage boost times according to the maximum boost times by the external capacitors connections or less. Especially, the multiple should be selected for display quality and saving operation current in partial display mode.


A0	$\overline{\text{RD}}$	$\frac{\text{R/W}}{\text{WR}}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	1	0	0	A1	A0

Command		Booster Multiple			
A1	A0	5times external capacitors connections	4times external capacitors connections	3times external capacitors connections	2times external capacitors connections
0	0	2-time			
0	1	3-time	2-time		
1	0	4-time	3-time	2-time	
1	1	5-time	4-time	3-time	2-time

(3-17) Read Modify Write/End

This instruction sets the Read Modify Write Mode for the column address increment control. In mode of the Read Modify Write, the column address increases "1" automatically when the Display Data Write Instruction is executed, but the address does not change when the Display Data Read Instruction is executed. This status is continued until End instruction execution. When the End instruction (D=1) is input, the column address goes back to the start address before the Read Modify Write instruction input. This function reduces the load of MPU for repeating the display data change in the fixed area (ex. cursor blink).


D="1" to release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



D 0 : Read Modify Write On
1 : End

Note) In mode of the Read Modify Write, any instructions except for Column Address Set can execute.

- Sequence of cursor blink display



(3-18) Reset

This instruction executes the following initialization.

Initialization

- (1) Set the Address (00)H into the Column Address Counter.
- (2) Set the Address (00)H into the Display Start Line Register.
- (3) Set the page "0" into the Page Address Register.
- (4) Set 0 to the EVR Register to (FF)H.
- (5) Set the All display(1/104 duty)
- (6) Set the Bias select(1/11 Bias)
- (7) Set the 5-Time Voltage Booster.
- (8) Set the n-line inverse register (0)H

In this time, the Display Data RAM is not influenced.

A0	RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the $\overline{\text{RES}}$ terminal (hardware reset) must be input for the power on initialization. Reset instruction does not perform completely in stead of hardware reset using the $\overline{\text{RES}}$ terminal.

(3-19) Internal Power Supply ON/OFF

This instruction set the condition of internal Power Supply On/Off. Voltage Booster circuits, Voltage Regulator and Voltage Follower operate at On. To operate the voltage booster circuits, the oscillation circuits must be operating.

A0	RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	0	0	0	D

D 0 : Internal Power Supply Off

1 : Internal Power Supply On


The internal Power Supply must be Off when external power supply using.

*1 The set up period of internal power supply On depends on the step up capacitors, voltage stabilizer capacitors, VDD and VLCD.

Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the (4)(d) Fig.4)

(3-20) LCD Driving Voltage Set

This instruction controls LCD driving waveform output through the COM/SEG terminals.



D 0 : LCD driving waveform output Off


1 : LCD driving waveform output On

The NJU6678 contains low power LCD driving voltage generator circuit reducing own operation current. Therefore, it requires the following sequence procedures at power on for the power source stabilized operation.


- LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is turned On/Off.

When the power supply is turned on again after the turn off (by the power save instruction), the power save release sequence ((3-21) Power Save) is required.



- *1 The wait time depends on the C1 to C9, COUT capacitors (refer (4) (d)Fig.4), VDD and VLCD voltage. Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the following graph.)




(3-21) Power Save(Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuits go to the power save mode and the operating current is reduced as some as the stand by current.

The internal status in the Power Save Mode is shown in follows;

- (1) Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- (2) Stop the LCD driving. Segment and Common drivers output VDD level.
- (3) Keep the display data and operating mode just before the power save mode.
- (4) All of LCD driving bias voltage fix to the VDD level.


The power save and its release perform according to the following sequences.



- *1 In the power save sequence, the power save mode is started after the second instruction "whole Display ON".
- *2 In the power save release sequence, the power save mode is released after the Normal Display instruction (Whole display OFF).
The instruction of display ON is input at any timing after the instruction of normal display in power save release sequence.
- *3 Until "LCD driving voltage set to ON" execution, NJU6678 operating current is higher than usual state and all COM/SEG terminals output VDD level continuously.
- *4 In case of the external power supply for LCD driving, it should be turned off and made condition like as unconnection or connected to VDD before the power save mode or at the same time. In this time, VOUT terminal should be made condition like as disconnection or connected to the lowest voltage of the system (V5 level from the external power supply).

(3-22) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.




D 0 : Clockwise Output (Normal)

1 : Counterclockwise Output (Inverse)


(4) Internal Power Supply

(a) 5-time voltage booster circuits

5-time voltage booster circuits connecting five capacitors between C1+ and C1-, C2+ and C2-, C3+ and C3-, C4+ and C4-, VSS and VOUT boost the voltage of VDD - VSS to negative voltage (VDD Common) and output the boosted voltage from the VOUT terminal. It selects one of boost time from 2 to 5 times by external capacitors connection. Furthermore, it also selects one of boost time by "Voltage Booster circuits multiple select" instruction. The boost voltage and the voltage booster circuits are shown in below. Voltage Booster circuits requires the clock signals from internal oscillation circuit, therefore, the oscillation circuits must be operating when voltage boost operation. The boost voltage times are shown in below. When 5-time voltage boost operation, the operation voltage of VDD-VOUT should be less than 17V.



● Examples for connecting the capacitors



(b) Voltage Adjust Circuits

The boosted voltage of V_{OUT} output from V_5 through the voltage adjust circuits for LCD driving. The output voltage of V_5 is adjusted by changing the R_a and R_b within the range of $|V_5| < |V_{OUT}|$. The output voltage is calculated by the following formula.

$$V_{LCD} = V_{DD} - V_5 = (1 + R_b/R_a)V_{REG} \quad (1)$$




Fig. 3

The voltage of V_{REG} is a standard voltage produced from built-in bleeder resistance. V_{REG} is possible to be fine-adjusted by EVR functions mentioned in (c).

For fine-adjustment of V_5 , R_2 as variable resistor, R_1 and R_3 as fixed constant should be connected to V_{DD} terminal, V_R and V_5 , as shown in Fig.3.

[Design example for R_1 , R_2 and R_3 / Reference]

- $R_1 + R_2 + R_3 = 5M\Omega$ (Determined by the current flow between $V_{DD} - V_5$)
- Variable voltage range by the R_2 . -6V to -7.5V ($V_{LCD} = V_{DD} - V_5 \rightarrow 9.0V$ to $10.5V$)
(Determined by the LCD electrical characteristics)
- $V_{REG} = 3V$ (In case of $EVR = (FF)H$)
- R_1 , R_2 and R_3 are calculated by above conditions and the formula of (1) to below;
 $R_1 = 2.0M\Omega$, $R_2 = 0.5M\Omega$, $R_3 = 2.5M\Omega$

* If the power supply voltage between V_{DD} and V_{SS} changes, V_5 changes too. Therefore the power supply voltage should be stabilized for V_5 stable operation.

(c) Contrast Adjustment by the EVR function

The EVR controls voltage of VREG by instruction and changes voltage of V5.

As result, LCD display contrast is adjusted by V5. The EVR selects a voltage of VREG in the following 201 conditions by setting 6bits data into the EVR register.

In case of EVR operation, T1 terminal and T2 require to set couples of value as (L,L),(L,H) and (H,L) excepting for (H,H) and the internal power supply must turn on by instruction.

(37)H to (4F)H available for use. If keeping 3% precision set EVR over (4F)H.

EVR register		VREG[V]	VLCD
⋮	⋮	⋮	Low
⋮	⋮	⋮	⋮
(4F)H	(0,1,0,0,1,1,1,1)	$(124/300) \times (V_{DD}-V_{SS})$	⋮
⋮	⋮	⋮	⋮
⋮	⋮	⋮	⋮
(FD)H	(1,1,1,1,1,0,1)	$(298/300) \times (V_{DD}-V_{SS})$	⋮
(FE)H	(1,1,1,1,1,1,0)	$(299/300) \times (V_{DD}-V_{SS})$	⋮
(FF)H	(1,1,1,1,1,1,1)	$(300/300) \times (V_{DD}-V_{SS})$	High

● Adjustable range of the LCD driving voltage by EVR function

The adjustable range is decided by the power supply voltage VDD and the ratio of external resistors Ra and Rb.

[Design example for the adjustable range / Reference]

- Condition VDD=3.0V, VSS=0V

Ra=1MΩ, Rb=4MΩ (Ra:Rb=1:4)

The adjustable range and the step voltage are calculated as follows in the above condition.

In case of setting (4F)H in the EVR register,

$$\begin{aligned}
 V_{LCD} &= ((R_a+R_b)/R_a)V_{REG} \\
 &= (5/1) \times [(124/300) \times 3.0] \\
 &= 6.2V
 \end{aligned}$$

In case of setting (FF)H in the EVR register,

$$\begin{aligned}
 V_{LCD} &= ((R_a+R_b)/R_a)V_{REG} \\
 &= (5/1) \times [(300/300) \times 3.0] \\
 &= 15.0V
 \end{aligned}$$

	Min.(4F)H	Max.(FF)H
Adjustable Range	6.2	15.0 [V]
Step Voltage	50 [mV]	

* In case of VDD=3V


*) The VLCD operating temperature. Please refer to the following graphs.

(conditions) $V_{DD} = 3V$

$R_a=1M\Omega$, $R_b=4M\Omega$ ($R_a:R_b = 1:4$)

Five times voltage

VLCD vs. Temperature (Typical Performance)





(d) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V1,V2,V3,V4 are generated internally by dividing the V5 voltage with the internal bleeder resistance. And it is supplied to the LCD driving circuits after the impedance conversion with voltage follower circuit.

As shown in Fig. 4, Five capacitors are required to connect to each LCD driving voltage terminal for voltage stabilizing. And the value of capacitors C5, C6, C7, C8 and C9 are determined depending on the actual LCD panel display evaluation.

Using the internal Power Supply

Using the external Power Supply



Reference set up value

$$VLCD = VDD - V5 = 9.0 \text{ to } 10.5V$$

COUT	to 1uF
C1 to C4, C9	to 1uF
C5 to C8	0.1 to 0.47uF
R1	2.0MΩ
R2	0.5MΩ
R3	2.5MΩ

Fig.4

*1 Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal.

*2 Following connection of VOUT is required when external power supply using.

When $VSS > V5$ --- $VOUT = V5$

When $VSS \leq V5$ --- $VOUT = VSS$

(5) MPU Interface

(5-1) Interface type selection

NJU6678 interfaces with MPU by 8-bit bidirectional data bus (D7 to D0) or serial (SI:D7). The 8 bit parallel or serial interface is determined by a condition of the P/S terminal connecting to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out operation is impossible.

Table 5

P/S	Type	CS	A0	RD	WR	CEL68	D7	D6	D0 to D5
H	Parallel	CS	A0	RD	WR	CEL68	D7	D6	D0 to D5
L	Serial	CS	A0	-	-	-	SI	SCL	Hi-Z

(5-2) Parallel Interface

The NJU6678 interfaces to 68 or 80 type MPU directly when the parallel interface (P/S="H") is selected. 68 type MPU or 80 is determined by the condition of CEL68 terminal connecting to "H" or "L" as shown in table 6.

Table 6

CEL68	Type	CS	A0	RD	WR	D0 to D7
H	68 type MPU	CS	A0	E	R/W	D0 to D7
L	80 type MPU	CS	A0	RD	WR	D0 to D7

(5-3) Discrimination of Data Bus Signal

The NJU6678 discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and (RD,WR) signals as shown in Table 7.

Table 7

Common	68 type	80 type		Function
	R/W	RD	WR	
A0				
1	1	0	1	Read Display Data
1	0	1	0	Write Display Data
0	1	0	1	Status Read
0	0	1	0	Write into the Register(Instruction)

(5-4) Serial Interface.(P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminal CS set to "L" and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition when the chip is not selected. The data input from SI terminal is MSB first like as the order of D7, D6, - - - D0, and the data are entered into the shift register synchronizing with the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction of the serial input data is executed by the condition of A0 at the 8th serial clock rise edge. A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" before 8th serial clock rise edge, NJU6678 recognizes them as a instruction data incorrectly. Therefore a unit of serial data must be structured by 8-bit. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface




Fig. 5

(5-5) Access to the Display Data RAM and Internal Register.

The NJU6678 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU reads out the data from the Display Data RAM, the read out data in the data read cycle (dummy read) is held in the bus-holder, then it is read out from the bus-holder to the system bus at the next data read cycle. When the MPU writes the data into the Display Data RAM, the data is held in the bus-holder, then it is written into the Display Data RAM by the next data write cycle.


Therefore high speed data transmission between MPU and NJU6678 is available because of it is not limited by the t_{ACC} and t_{DS} as display data RAM access time and is limited by the system cycle time (R) or (W).

If the cycle time is not be kept in the MPU operation, NOP should be inserted to the system instead of the waiting operation.

The read out operation does not read out the data in the pointed address just after the address set operation. And second read out operation can read out the data correctly from the pointed address.

Therefore, one dummy read operation is required after address setting or write cycle as shown in FIG. 6.

● Write Operation



● Read Operation




Fig.6

(5-6) Chip Select

\overline{CS} is Chip Select terminal. In case of $\overline{CS}="L"$, the interface with MPU is available. In case of $\overline{CS}="H"$, the D0 to D7 are high impedance and A0, \overline{RD} , \overline{WR} , D7(SI) and D6(SCL) inputs are ignored. If the serial interface is selected when $\overline{CS}="H"$, the shift register and the counter are reset. However, the reset is always operated in any conditions of \overline{CS} .

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V _{DD}	-0.3 to +5.0	V
Supply Voltage (2)	V ₅	V _{DD} -17.0 to V _{DD} +0.3	V
Supply Voltage (3)	V ₁ to V ₄	V ₅ to V _{DD} +0.3	V
Input Voltage	V _{IN}	-0.3 to V _{DD} +0.3	V
Operating Temperature	T _{opr}	-30 to +80	°C
Storage Temperature	T _{stg}	-55 to +125 (Chip)	°C
		-55 to +100 (TCP)	

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed.

Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as V_{SS}=0 V.

Note 3) The relation : V_{DD} ≥ V₁ ≥ V₂ ≥ V₃ ≥ V₄ ≥ V₅ ; V_{DD} > V_{SS} ≥ V_{OUT} must be maintained.

Note 4) Decoupling capacitor should be connected between V_{DD} and V_{SS} due to the stabilized operation for the voltage converter.

■ ELECTRICAL CHARACTERISTICS (1)

(V_{DD}=2.5V to 3.3V, V_{SS}=0V, Ta=-30 to +80°C)

PARAMETER		SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	Note
Operating Voltage(1)		V _{DD}		2.5		3.3	V	5
Operating Voltage(2)		V ₅		V _{DD} -17.0		V _{DD} -6.0	V	
		V ₁ ,V ₂	V _{LCD} = V _{DD} -V ₅	V _{DD} -0.5V _{LCD}		V _{DD}		
		V ₃ ,V ₄		V ₅		V _{DD} -0.5V _{LCD}		
Input Voltage	High Level	V _{IHC1}	D0...D7,A0, CS,RES,RD,WR,CEL68, P/S Terminals	0.8V _{DD}		V _{DD}	V	
	Low Level	V _{ILC1}		V _{SS}		0.2V _{DD}	V	
Output Voltage	High Level	V _{OHC11}	D0...D7 Terminals	0.8V _{DD}		V _{DD}	V	
	Low Level	V _{OLC11}		V _{SS}		0.2V _{DD}	V	
Input Leakage Current		I _{LO}	All Input terminals	- 1.0		1.0	uA	6
Driver On-resistance		RON1	Ta=25°C		2.0	3.0	kΩ	7
		RON2		V _{LCD} =15.0V				
Stand-by Current		I _{DDQ}	during Power save Mode		0.05	5	uA	8
Operating Current		I _{DD12}	Display V _{LCD} =12.0V		15	40	uA	
		I _{DD21}	Accessing f _{CYC} =200kHz		600	800		9

PARAMETER		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Input Terminal Capacitance		C _{IN}	A0,CS,RES,RD,WR,CEL68, P/S,T1,T2,D0...D7 Ta=25°C		10		pF	
Oscillation Frequency		f _{OSC}	Ta=25°C	26	32	38	kHz	
Voltage Booster	Output Volt.	V _{OUT1}	V _{SS} -V _{out} , 5-time voltage booster, V _{DD} =3V	V _{DD} -15.0V		V _{DD} -14.5V	V	
	On-resistance	R _{TR1}	V _{DD} =3V;C _{OUT} =4.7uF 5-time voltage booster		2000	4000	Ω	
	Adjustment range of LCD Driving Volt.	V _{OUT2}	Voltage Booster Circuit "OFF"	V _{DD} -17.0V		V _{DD} -6.0V	V	10
	Voltage Follower	V ₅	Voltage Adjustment Circuit "OFF"	V _{DD} -17.0V		V _{DD} -6.0V	V	
	Operating Current	I _{OUT1}	V _{DD} =3V, V _{LCD} =12V COM/SEG Terminals Open No Access Display Checkered pattern		160	320	uA	11
		I _{OUT2}			35	70		
		I _{OUT3}			25	50		
Voltage Reg.	V _{REG} %	V _{DD} =3V,Ta=25°C, V _{REG} =4F to FFH				3	%	12

Note 5) NJU6678 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

Note 6) Apply to the High-impedance state of the D0 to D7 terminals.

Note 7) R_{ON} is the resistance values between power supply terminals(V1, V2, V3, V4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).

Note 8,9,11) Apply to current after "LCD Driving Voltage Set".

Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.

Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I_{DD1X}.

Note 10) LCD driving voltage V₅ can be adjusted within the voltage follower operating range.


Note 11) Each operating current of voltage supply circuits block is specified under below table conditions.

SYMBOL	Status		Operating Condition				External Voltage Supply (Input Terminal)
	T ₁	T ₂	Internal Oscillator	Voltage Booster	Voltage Adjustment	Voltage Follower	
I _{OUT1}	L	*	Validity	Validity	Validity	Validity	Unuse
I _{OUT2}	H	L	Validity	Invalidity	Validity	Validity	Use(V _{OUT})
I _{OUT3}	H	H	Validity	Invalidity	Invalidity	Validity	Use(V _{OUT} ,V ₅)

(* = Don't Care)

Note 12) Apply to the precision of the voltage between V_{DD} and V₅ with EVR function.

MEASUREMENT BLOCK DIAGRAM



■ ELECTRICAL CHARACTERISTICS (2)

(VDD=2.5V to 3.3V, VSS=0V, Ta=-30 to +80°C)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Reset time	t _R	RES Terminal	1.0			us	13
Reset "L" Level Pulse Width	t _{RW}	RES Terminal	10			us	14

Note 13) Specified from the rising edge of $\overline{\text{RES}}$ to finish the internal circuit reset.

Note 14) Specified minimum pulse width of RES signal. Over than t_{RW} "L" input should be required for correct reset operation.

■ BUS TIMING CHARACTERISTICS

- Read/Write operation sequence (80 Type MPU)




(VDD=2.5V to 3.3V, Ta=-30 to +80°C)

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Address Hold Time	A0, \overline{CS}	tAH8	10				ns
Address Set Up Time	Terminals	tAW8	0				ns
System Cycle Time	WR	tCYC8 (W)	270	220			ns
	RD	tCYC8 (R)	350				ns
Control Pulse Width	WR, "L"	tCCL(W)	50				ns
	RD, "L"	tCCL(R)	200				ns
	WR, "H"	tCCH(W)	220	160			ns
	RD, "H"	tCCH(R)	150				ns
Data Set Up Time	D0 to D7 Terminals	tDS8	35				ns
Data Hold Time		tDH8	15				ns
RD Access Time		tACC8			120	CL=100pF	ns
Output Disable Time		tCH8	0		50		ns
Rise Time, Fall Time	\overline{CS} , WR, \overline{RD} , A0, D0 to D7 Terminals	tr, tf			15		ns

Note 15) Rise time (tr) and fall time (tf) of input signal should be less than 15ns.

Note 16) Each timing is specified based on 0.2xVDD and 0.8xVDD.

- Read/Write operation sequence (68 Type MPU)



(VDD=2.5V to 3.3V, Ta=-30 to +80°C)


P A R A M E T E R		SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT	
Address Hold Time	A0, \overline{CS} , R/W Terminals	tAH6	10				ns	
Address Set Up Time		tAW6	0				ns	
System Cycle Time(W)		tCYC6(W)	270	220			ns	
System Cycle Time(R)		tCYC6(R)	350				ns	
Enable Pulse Width	E Terminal	tEWH	Read"H"	200			ns	
			Write"H"	50			ns	
		tEWL	Read"L"	220	160			ns
			Write"L"	150				ns
Data Set Up Time	D0 to D7 Terminals	tDS6	35				ns	
Data Hold Time		tDH6	15				ns	
Access Time		tACC6			200	CL=100pF	ns	
Output Disable Time		tOH6	0		50		ns	
Rise Time, Fall Time	A0, \overline{CS} , R/W, E, D0 to D7 Terminals	tr,tf			15		ns	

Note 17) tCYC6 indicates the E signal cycle during the \overline{CS} activation period. The System Cycle Time must be required after \overline{CS} becomes active.

Note 18) Rise time (tr) and fall time (tf) of input signal should be less than 15ns.

Note 19) Each timing is specified based on 0.2xVDD and 0.8xVDD.

- Write operation sequence (Serial Interface)




(VDD=2.5V to 3.3V, Ta=-30 to +80°C)

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	CONDITION	UNIT
Serial Clock cycle	SCL Terminal	tSCYC	120				ns
SCL "H" pulse width		tSHW	40				ns
SCL "L" pulse width		tSLW	80				ns
Address Set Up Time	A0 Terminal	tsAS	0				ns
Address Hold Time		tsAH	150				ns
Data Set Up Time	SI Terminal	tSDS	25				ns
Data Hold Time		tSDH	10				ns
CS-SCL Time	CS Terminal	tCSS	10				ns
		tCSH	300				ns
Rise Time, Fall Time	SCL, A0, CS, SI Terminals	tr,tf			15		ns

Note 20) Rise time (tr) and fall time (tf) of input signal should be less than 15ns.

Note 21) Each timing is specified based on 0.2xVDD and 0.8xVDD.

Note 22) In case of instruction set continuously, it is required to wait more than 450ns between the instruction and next as follows.



■ LCD DRIVING WAVEFORM





Fig.7

APPLICATION CIRCUIT


- Microprocessor Interface Example

The NJU6678 interfaces to 80 type or 68 type MPU directly.
And the serial interface also communicate with MPU.


- 80 Type MPU




- 68 Type MPU



- Serial Interface



■ LCD Panel Interface Example



■ CAUTION

The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.