NJU6675

PRELIMINARY

BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6675 is a bit map LCD driver to display graphics or characters.

It contains 5,568 bits display data RAM, microprocessor interface circuits, instruction decoder, 96-segment and 58-common drivers.

The bit image display data is transferred to the display data RAM by serial or 8-bit parallel interface.

The NJU6675 displays 58 x 96 dots graphics or 6-character 3-line by 16 x 16 dots character.

The operating voltage from 2.4V to 3.3V and low operating current are useful to apply small size battery operating items.

The build-in Electrical Variable Resistance is very precision.

■ PACKAGE OUTLINE

NJU6675CH

■ FEATURES
- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM - 5,568 bits
- 135 LCD Drivers - 58-common and 96-segment
- Direct Microprocessor Interface for both of 68 and 80 type MPU
- Serial Interface
- Duty Ratio ; 1/58 Duty
- Useful Instruction Set
    Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set,
    Column Address Set, Status Read, All On/Off, Read Modify Write, Power Saving, etc.
- Power Supply Circuits for LCD Incorporated
    Step up Circuits, Regulator, Voltage Follower x 4
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage   --- 2.4V to 3.3V
- LCD Driving Voltage --- 6.0V to 10V
- Package Outline   --- TCP / Bumped Chip
- C-MOS Technology

Mar.1999
Ver.1

New Japan Radio Co.,Ltd.

■ PAD LOCATION

Chip Center	X=0um, Y=0um
Chip Size	X=4.84mm, Y=4.2mm
Chip Thickness	400um ± 30um
Bump Size	53um x 113um
PAD Pitch	70um MIN.
Bump Height	25um TYP.
Bump Material	Au

NJU6675

PAD COORDINATES

Chip Size 4.84mm x 4.2mm(Chip Center X=0um,Y=0um)

PAD No.	Terminal	X= um	Y= um	PAD No.	Terminal	X= um	Y= um
1	V_{DD}	-1532	-1947	51	C_{17}	2266	-666
2	P/S	-1442	-1947	52	C_{18}	2266	-596
3	C86	-1352	-1947	53	C_{19}	2266	-526
4	$\overline{RES}$	-1262	-1947	54	C_{20}	2266	-455
5	V_{SS}	-1172	-1947	55	C_{21}	2266	-385
6	T_2	-1082	-1947	56	C_{22}	2266	-315
7	T_1	-992	-1947	57	C_{23}	2266	-245
8	OSC_1	-902	-1947	58	C_{24}	2266	-175
9	$\overline{CS}$	-812	-1947	59	C_{25}	2266	-104
10	A0	-722	-1947	60	C_{26}	2266	-34
11	$\overline{WR}$	-632	-1947	61	C_{27}	2266	36
12	$\overline{RD}$	-542	-1947	62	C_{28}	2266	106
13	D_0	-452	-1947	63	SEG_0	2266	219
14	D_1	-362	-1947	64	SEG_1	2266	290
15	D_2	-272	-1947	65	SEG_2	2266	360
16	D_3	-182	-1947	66	SEG_3	2266	430
17	D_4	-92	-1947	67	SEG_4	2266	500
18	D_5	-2	-1947	68	SEG_5	2266	570
19	$D_{6(SCL)}$	88	-1947	69	SEG_6	2266	641
20	$D_{7(SI)}$	178	-1947	70	SEG_7	2266	711
21	V_{SS}	360	-1947	71	SEG_8	2266	781
22	V_{OUT}	450	-1947	72	SEG_9	2266	851
23	$C1^+$	540	-1947	73	SEG_{10}	2266	921
24	$C1^-$	630	-1947	74	SEG_{11}	2266	992
25	$C2^+$	720	-1947	75	SEG_{12}	2266	1062
26	$C2^-$	810	-1947	76	SEG_{13}	2266	1132
27	VR	900	-1947	77	SEG_{14}	2266	1202
28	V_5	990	-1947	78	SEG_{15}	2266	1272
29	V_4	1080	-1947	79	SEG_{16}	2211	1947
30	V_3	1170	-1947	80	SEG_{17}	2141	1947
31	V_2	1260	-1947	81	SEG_{18}	2071	1947
32	V_1	1350	-1947	82	SEG_{19}	2001	1947
33	V_{DD}	1440	-1947	83	SEG_{20}	1931	1947
34	C_0	2266	-1859	84	SEG_{21}	1860	1947
35	C_1	2266	-1789	85	SEG_{22}	1790	1947
36	C_2	2266	-1719	86	SEG_{23}	1720	1947
37	C_3	2266	-1649	87	SEG_{24}	1650	1947
38	C_4	2266	-1579	88	SEG_{25}	1580	1947
39	C_5	2266	-1508	89	SEG_{26}	1509	1947
40	C_6	2266	-1438	90	SEG_{27}	1439	1947
41	C_7	2266	-1368	91	SEG_{28}	1369	1947
42	C_8	2266	-1298	92	SEG_{29}	1299	1947
43	C_9	2266	-1228	93	SEG_{30}	1229	1947
44	C_{10}	2266	-1157	94	SEG_{31}	1158	1947
45	C_{11}	2266	-1087	95	SEG_{32}	1088	1947
46	C_{12}	2266	-1017	96	SEG_{33}	1018	1947
47	C_{13}	2266	-947	97	SEG_{34}	948	1947
48	C_{14}	2266	-877	98	SEG_{35}	878	1947
49	C_{15}	2266	-806	99	SEG_{36}	807	1947
50	C_{16}	2266	-736	100	SEG_{37}	737	1947

New Japan Radio Co., Ltd.

PAD No.	Terminal	X= um	Y= um		PAD No.	Terminal	X= um	Y= um
101	SEG$_{38}$	667	1947		151	SEG$_{88}$	-2266	711
102	SEG$_{39}$	597	1947		152	SEG$_{89}$	-2266	641
103	SEG$_{40}$	527	1947		153	SEG$_{90}$	-2266	570
104	SEG$_{41}$	456	1947		154	SEG$_{91}$	-2266	500
105	SEG$_{42}$	386	1947		155	SEG$_{92}$	-2266	430
106	SEG$_{43}$	316	1947		156	SEG$_{93}$	-2266	360
107	SEG$_{44}$	246	1947		157	SEG$_{94}$	-2266	290
108	SEG$_{45}$	176	1947		158	SEG$_{95}$	-2266	219
109	SEG$_{46}$	105	1947		159	C$_{57}$	-2266	106
110	SEG$_{47}$	35	1947		160	C$_{56}$	-2266	36
111	SEG$_{48}$	-35	1947		161	C$_{55}$	-2266	-34
112	SEG$_{49}$	-105	1947		162	C$_{54}$	-2266	-104
113	SEG$_{50}$	-176	1947		163	C$_{53}$	-2266	-175
114	SEG$_{51}$	-246	1947		164	C$_{52}$	-2266	-245
115	SEG$_{52}$	-316	1947		165	C$_{51}$	-2266	-315
116	SEG$_{53}$	-386	1947		166	C$_{50}$	-2266	-385
117	SEG$_{54}$	-456	1947		167	C$_{49}$	-2266	-455
118	SEG$_{55}$	-527	1947		168	C$_{48}$	-2266	-526
119	SEG$_{56}$	-597	1947		169	C$_{47}$	-2266	-596
120	SEG$_{57}$	-667	1947		170	C$_{46}$	-2266	-666
121	SEG$_{58}$	-737	1947		171	C$_{45}$	-2266	-736
122	SEG$_{59}$	-807	1947		172	C$_{44}$	-2266	-806
123	SEG$_{60}$	-878	1947		173	C$_{43}$	-2266	-877
124	SEG$_{61}$	-948	1947		174	C$_{42}$	-2266	-947
125	SEG$_{62}$	-1018	1947		175	C$_{41}$	-2266	-1017
126	SEG$_{63}$	-1088	1947		176	C$_{40}$	-2266	-1087
127	SEG$_{64}$	-1158	1947		177	C$_{39}$	-2266	-1157
128	SEG$_{65}$	-1229	1947		178	C$_{38}$	-2266	-1228
129	SEG$_{66}$	-1299	1947		179	C$_{37}$	-2266	-1298
130	SEG$_{67}$	-1369	1947		180	C$_{36}$	-2266	-1368
131	SEG$_{68}$	-1439	1947		181	C$_{35}$	-2266	-1438
132	SEG$_{69}$	-1509	1947		182	C$_{34}$	-2266	-1508
133	SEG$_{70}$	-1580	1947		183	C$_{33}$	-2266	-1579
134	SEG$_{71}$	-1650	1947		184	C$_{32}$	-2266	-1649
135	SEG$_{72}$	-1720	1947		185	C$_{31}$	-2266	-1719
136	SEG$_{73}$	-1790	1947		186	C$_{30}$	-2266	-1789
137	SEG$_{74}$	-1860	1947		187	C$_{29}$	-2266	-1859
138	SEG$_{75}$	-1931	1947					
139	SEG$_{76}$	-2001	1947					
140	SEG$_{77}$	-2071	1947					
141	SEG$_{78}$	-2141	1947					
142	SEG$_{79}$	-2211	1947					
143	SEG$_{80}$	-2266	1272					
144	SEG$_{81}$	-2266	1202					
145	SEG$_{82}$	-2266	1132					
146	SEG$_{83}$	-2266	1062					
147	SEG$_{84}$	-2266	992					
148	SEG$_{85}$	-2266	921					
149	SEG$_{86}$	-2266	851					
150	SEG$_{87}$	-2266	781					

■ BLOCK DIAGRAM

C_0 C_{28} SEG_0 SEG_{95} C_{57} C_{29}

V_{SS}

V_{DD}

V_1 to V_5 5

COM Driver   SEG Driver   COM Driver

$C1^+$
$C1^-$
$C2^+$
$C2^-$

Voltage Generator

Shift Register   Shift Register

COM/SEG Timing Generator

VR

T_1, T_2

Output Assignment Register

Row Address Decoder

Display Data Latch

Display Data RAM

96 x 58 bit

Line Address Decoder

Line Counter

I/O Buffer

Page Address Register

Culumn Address Decoder

Culumn Address Counter

Culumn Address Register

Multiplexer

Display Timing Generator

OSC. OSC_1

Instruction Decoder   Status   BF   Bus Holder

Internal Bus

Reset

MPU Interface

$\overline{RES}$

$\overline{CS}$ A0 $\overline{RD}$ $\overline{WR}$ C86   P/S D_0 to D_7(SI,SCL)

■ TERMINAL DESCRIPTION

No	Symbol	I/O	Function
1,33	V_{DD}	Power	$V_{DD}=+3V$
5,21	V_{SS}	GND	$V_{SS}=0V$
32 31 30 29 28	V_1 V_2 V_3 V_4 V_5	Power	LCD Driving Voltage Supplying Terminal. When the internal voltage tripler is not used, supply each level of LCD driving voltage from outside with following relation. $V_{DD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5$ When the internal power supply is on, the internal circuits generate and supply following LCD bias voltage from V_1 to V_4 terminals.

Terminal	V_1	V_2	V_3	V_4
Voltage	$V_5+7/8V_{LCD}$	$V_5+6/8V_{LCD}$	$V_5+2/8V_{LCD}$	$V_5+1/8V_{LCD}$

$(V_{LCD}=V_{DD}-V_5)$

No	Symbol	I/O	Function
23 24 25 26	$C1^+$ $C1^-$ $C2^+$ $C2^-$	O	Step up capacitor connecting terminals. In case of tripler operation, connect the capacitor between $C1^+$ and $C1^-$, $C2^+$ and $C2^-$. In case of doubler operation, connect the capacitor between $C2^+$ and $C2^-$, connect $C2^+$ to $C1^+$, and $C1^-$ should be open.
22	V_{OUT}	O	Step up voltage output terminal. Connect the step up capacitor between this terminal and V_{SS}.
27	VR	I	Voltage adjust terminal. V_5 level is adjusted by external bleeder resistance connecting between V_{DD} and V_5 terminal.
7 6	T_1 T_2	I	LCD bias voltage control terminals. (*Don't Care)

T_1	T_2	Step up Cir.	Voltage Adj.	V/F Cir.
L	*	Available	Available	Available
H	L	Not Avail.	Available	Available
H	H	Not Avail.	Not Avail.	Available

No	Symbol	I/O	Function
13 to 20 (20) (19)	D_0 to D_7 (SI) (SCL)	I/O	P/S="H" : Tri-state bi-directional Data I/O terminal in 8-bit parallel operation. P/S="L" : D_7=Serial data input terminal. D_6=Serial data clock signal input terminal. Data from SI is loaded at the rising edge of SCL and latched as the parallel data at 8th rising edge of SCL.
10	A0	I	Connect to the Address bus of MPU. The data on the D_0 to D_7 is distinguished between Display data and Instruction by status of A0.

A0	H	L
Distin.	Display Data	Instruction

No	Symbol	I/O	Function
4	RES	I	Reset terminal. When the RES terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of RES.
9	$\overline{CS}$	I	Chip select terminal. Data Input/Output are available during $\overline{CS}$ ="L".
12	RD (E)	I	<In case of 80 type MPU> RD signal of 80 type MPU input terminal. Active"L". During this signal is "L", D_0 to D_7 terminals are output. <In case of 68 type MPU> Enable signal of 68 type MPU input terminal. Active "H".
11	$\overline{WR}$ (R/W)	I	<In case of 80 type MPU> Connect to the 80 type MPU $\overline{WR}$ signal. Active "L". The data on the data bus input synchronizing the rise edge of this signal. <In case of 68 type MPU> Read/write control signal of 68 type MPU input terminal.

R/W	H	L
State	Read	Write

No	Symbol	I/O	Function
3	C86	I	MPU interface type selection terminal.
2	P/S	I	Serial or parallel interface selection terminal.
8	OSC1	I	System clock input terminal for Maker testing. (This terminal should be open.)
34 to 62	C0 to C28	O	LCD driving signal output terminals.
63 to 158	SEG0 to SEG95	O	
187 to 159	C29 to C57	O	

For No. 3 (C86):

C86	H	L
Status	68 Type	80 Type

For No. 2 (P/S):

P/S	Chip Select	Data/Command	Data	Read/Write	Serial CLK
"H"	$\overline{CS}$	A0	D0 to D7	$\overline{RD}$, $\overline{WR}$	-
"L"	$\overline{CS}$	A0	SI(D7)	Write only	SCL(D6)

*RAM data and status read operation do not work in mode of the serial interface.

In case of the serial interface (P/S="L"), $\overline{RD}$ and $\overline{WR}$ must be fixed "H" or "L", and D0 to D5 are high impedance.

For No. 34 to 62 / 63 to 158 / 187 to 159:

LCD driving signal output terminals.
Segment output terminals : SEG 0 to SEG95
Common output terminals : C 0 to C57

Segment output terminal
The following output voltages are selected by the combination of FR and data in the RAM.

RAM Data	FR	Output Voltage	
		Normal	Reverse
H	H	V_{DD}	V_2
H	L	V_5	V_3
L	H	V_2	V_{DD}
L	L	V_3	V_5

Common Output Terminal
The following output voltages are selected by the combination of FR and status of common.

Status of Common	FR	Output Voltage
H	H	V_5
H	L	V_{DD}
L	H	V_1
L	L	V_4

■ Functional Description

(1) Description for each blocks

(1-1) Busy Flag (BF)
While the internal circuits are operating, the busy flag (BF) is "1", and any instruction excepting for the status read are inhibited .
The busy flag goes to "1" from D_7 terminal when status read instruction is executed.
When enough cycle time over than t_{CYC} indicated in "BUS TIMING CHARACTERISTICS" is ensure, no need to check the busy flag for reduction of the MPU loaded.

(1-2) Line Counter
The Line Counter generates the line address of display data RAM by the count up operation synchronizing the common cycle after the operation at the status change of internal FR signal.

(1-3) Column Address Counter
The column address counter is 8-bit pre-settable counter addressing the column address of display data RAM as shown in Fig. 1. It is incremented (+1) up to $(60)_H$ by the Display Data Read/Write instruction execution. It stops the count up operation at $(60)_H$, and it does not count up non existing address area over than $(60)_H$ by the count lock function. This count lock is released by new column address set.
The column address counter is independent of the Page Register.
By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM corresponding to the Segment Driver.

(1-4) Page Register
The page register gives a page address of Display Data RAM as shown in Fig. 1. When the MPU accesses the data with the page change, the page address set instruction is required. Page address "7" is D_0, D_1 is valid.

(1-5) Display Data RAM
Display Data RAM is the bit map RAM consisting of 5,568 bits to memorize the display data corresponding to each pixel of LCD panel. The each bit in the Display Data RAM corresponds to the each pixel of the LCD panel and controls the display by following bit data.

When Normal Display : On="1" , Off="0"
When Inverse Display : On="0" , Off="1"

The Display Data RAM outputs 96-bit parallel data in the area addressed by the line counter, and these data are set into the Display Data Latch.
The access operation from MPU to the display data RAM and the data output from the display data RAM are so controlled to operate independently that the data rewriting does not influence with any malfunctions to the display.
The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.

Page Address	Data	Display Patarn	COMn
D2,D1,D0 (0, 0, 0)	D0		- COM0
	D1		- COM1
	D2		- COM2
	D3	Pege 0	- COM3
	D4		- COM4
	D5		- COM5
	D6		- COM6
	D7		- COM7
D2,D1,D0 (0, 0, 1)	D0		- COM8
	D1		- COM9
	D2		- COM10
	D3	Pege 1	- COM11
	D4		- COM12
	D5		- COM13
	D6		- COM14
	D7		- COM15
	D0		- COM16
	D1		- COM17
⋮	⋮	⋮	⋮
	D6		- COM46
	D7		- COM47
D2,D1,D0 (1, 1, 0)	D0		- COM48
	D1		- COM49
	D2		- COM50
	D3	Pege 6	- COM51
	D4		- COM52
	D5		- COM53
	D6		- COM54
	D7		- COM55
D2,D1,D0 (1, 1, 1)	D0	Pege 7	- COM56
	D1		COM57

Column Address	ADC	D0="0"	00	01	02	03	04	05	-------------------	5E	5F
		D0="1"	5F	5E	5D	5C	5B	5A	-------------------	01	00
	Segment		0	1	2	3	4	5	-------------------	94	95

*:1/58Duty

Fig.1 Correspondence with Display Data RAM and Address
(COMI can be used in case of 1/58 duty set.)

NJU6675

(1-6) Common Driver Assignment
The scanning order can be assigned by setting A3 of the Output Assignment Register as shown Table 1.

Table 1

Register		COM Outputs Terminals			
A3	PAD No.	34	62	159	187
	Pin name	C0	C28	C57	C29
0	⟶	COM0 ⟶ COM28		COM57 ← COM29	
1	⟶	COM57 ← COM29		COM0 ⟶ COM28	

(1-7) Reset Circuit
Reset circuit operates the following initializations when the condition of $\overline{RES}$ terminal goes to "L" level.

Initialization
1 Display Off
2 Normal Display (Non-inverse display)
3 ADC Select : Normal (ADC Instruction D0="0")
4 Read Modify Write Mode Off
5 Internal Power supply (Step up) circuits Off
6 Clear the serial interface register
7 Set the address (00)H to the Column Address Counter
8 Set the page "0" to the Page Address Register
9 Select the D3 of the Output Assignment Register to "0"
10 Set the EVR register to (00)H

The $\overline{RES}$ terminal should be connected to the Reset terminal of MPU for the initialization at the mean time with MPU as shown "MPU Interface Example". The period of $\overline{RES}$ signal requires over than 10 μ s $\overline{RES}$="L" level input as shown in "Electrical Characteristics". After 1 μ s from the rise edge of $\overline{RES}$ signal, the operation goes to normal.
When the internal LCD power supply is not used, the external LCD power supply into the NJU6675 must be turned on during $\overline{RES}$ = "L". Although the condition of $\overline{RES}$="L" clear each registers and initialize as above, the oscillation circuit and the output terminal conditions (D0 to D7) are not influenced. The initialization must be performed using $\overline{RES}$ terminal at the power on, to prevent hung up or any incorrect operations. The reset Instruction performs the initialization procedures from No.7 to No.10 as shown in above.

Note) The noise into the $\overline{RES}$ terminal should be eliminated to avoid error on the application with the careful design.

(1-8) LCD Driving

(a) LCD Driving Circuits
LCD driving circuits are consisted of 154 multiplexers which operate as 96 Segment drivers and 58 Common drivers. 58 Common drivers with the shift register scan the common display signal. The combination of the Display data, COM scan signal and FR signal forms the LCD driving output voltage. The output wave form is shown in the Fig. 7.

(b) Display Data Latch Circuits
Display Data Latch stores 96-bit display data temporality which is output to LCD driver circuits at a common cycle from Display Data RAM addressed by Line Counter. The instructions of Display On/Off, Display inverse On/Off control only the data in Display Data Latch, therefore, the data in the Display Data RAM is not changed.

(c) Line Counter and Latch signal of Latch Circuits
The clock to Line Counter and latch signal to the Latch Circuits are generated from the internal display clock (CL). The line address of Display Data RAM is renewed synchronizing with display clock (CL). 96 bits display data are latched in display latch circuits synchronizing with display clock, and then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Display Timing Generator
Display Timing Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR (refer to Fig.2). The Frame Signal FR and LCD alternative signal generate LCD driving waveform of the two frame alternative driving method.

(e) Common Timing Generation
The common timing is generated by display clock CL (refer to Fig.2).

Fig.2   Waveform of Display Timing

○ Power Supply applications

(1) External power supply operation.

(2)Internal power supply operation.
(Voltage Booster, Voltage Adj., Buffer(V/F))
Internal power supply ON (instruction) (T1,T2)=(L,L)

(3)External power supply operation with
Voltage Adjustment, Buffer(V/F)
Internal power supply ON (Instruction) (T1,T2) = (H,L)

(4)External power supply operation adjusted
Voltage to V5.
Internal power supply ON (Instruction) (T1,T2) =(H,H)

* ⊗ : These switches should be open during the power save mode.

New Japan Radio Co.,Ltd.

(2) Instruction

The NJU6675 distinguishes the signal on the data bus by combination of A0, $\overline{RD}$ and $\overline{WR}$. The decode of the instruction and execution are performs only depend on the internal timing only neither the external clock. In case of serial interface, the data input as MSB first serially.
The Table. 4 shows the instruction codes of the NJU6675.

Table 4. Instruction Code

| Instruction		A0	$\overline{RD}$	$\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	Description
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD Display ON/OFF 0:OFF 1:ON
(2)	Page Address Set	0	1	0	1	0	1	1	*	Page	Address			Set the page of DD RAM to the Page Address Register
(3)	Column Address Set High Order 3bits	0	1	0	0	0	0	1	0	High Order	Column Add.			Set the Higher order 3 bits Column Address to the Reg.
(4)	Column Address Set Lower Order 4bits	0	1	0	0	0	0	0	Lower Order	Column Add.				Set the Lower order 4 bits Column Address to the Reg.
(5)	Status Read	0	0	1	Status				0	0	0	0	Read out the internal Status
(6)	Write Display Data	1	1	0	Write Data								Write the data into the Display Data RAM
(7)	Read Display Data	1	0	1	Read Data								Read the data from the Display Data RAM
(8)	ADC Select	0	1	0	1	0	1	0	0	0	0	0 1	Set the DD RAM vs Segment 0:Normal 1:Inverse
(9)	Normal or Inverse of ON/OFF Set	0	1	0	1	0	1	0	0	1	1	0 1	Inverse the ON and OFF Display 0:Normal 1:Inverse
(10)	Whole Display ON /Normal Display	0	1	0	1	0	1	0	0	1	0	0 1	Whole Display Turns ON 0:Normal 1:Whole Disp. ON
(11)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Address Register when writing but no-change when reading
(12)	End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read Modify write Mode
(13)	Reset	0	1	0	1	1	1	0	0	0	1	0	Initialize the internal Circuits
(14)	Output Assignment Register Set	0	1	0	1	1	0	0	A3	*	*	*	Set the scanning order of common drivers to the Register
(15)	Internal Power Supply ON/OFF	0	1	0	0	0	1	0	0	1	0	0 1	0:Int. Power Supply OFF 1:Int. Power Supply ON
(16)	LCD Driving Voltage Set	0	1	0	1	1	1	0	1	1	0	1	Set LCD Driving Voltage after the internal (external) power supply is turned on
(17)	EVR Register Set	0	1	0	1	0	0	0	Setting Data				Set the V5 output level to the EVR register
(18)	Power Save (Dual Command)	0 0	1 1	0 0	1 1	0 0	1 1	0 0	1 0	1 1	1 0	0 1	Set the Power Save Mode

(*:Don't Care)

(3) Explanation of Instruction Code

(a) Display On/Off

This instruction executes whole display On/Off without relationship of the data in the Display Data RAM and internal conditions.

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	1	1	1	D

D 0:Display Off

1:Display On

(b) Page Address Set

When MPU accesses the Display Data RAM, the page address must be selected before the data writing. The access to the Display Data RAM is available by the page and column address set (Refer the Fig. 1.). The page address change does not influence with the display.

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	1	*	A2	A1	A0

(*:Don't care)

A2	A1	A0	Page
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

(c) Column Address

When MPU accesses the Display Data RAM, the page address set(refer(b)) and column address set are required before the data writing. The column address set requires twice address set which are higher order 3 bits address set and lower order 4 bits. When the MPU accesses the Display Data RAM sequentially, the column address is increase one by one automatically, therefore, the MPU can access only the data sequentially without address set.

After writing 1page data ,page address setting is required due to page address doesn't increase automatically. The increment of the column address is stopped at the address of (60)H automatically, and the page address is not changed even if the column address increase to (60)H and stop. In this time the page address is not changed.

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0	
0	1	0	0	0	0	1	*	A6	A5	A4	Higher Order
0	1	0	0	0	0	0	A3	A2	A1	A0	Lower Order

A6	A5	A4	A3	A2	A1	A0	Column Address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
			:				:
			:				:
1	0	1	1	1	1	1	5F

(d) Status Read

This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".

A0	$\overline{RD}$	R/$\overline{W}$ WR	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	BUSY	ADC	ON/OFF	RESET	0	0	0	0

BUSY   : BUSY=1 indicate the operating or the Reset cycle.
          The instruction can be input after the BUSY status change to "0".

ADC   : Indicate the output correspondence of column (segment) address and segment driver.
        0 :Counterclockwise Output (Inverse) Column Address 95-n <----> Segment Driver n
        1 :Clockwise Output   (Normal) Column Address n   <----> Segment Driver n
     (Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select
           Instruction of "1=Inverse" and "0=Normal".

ON/OFF : Indicate the whole display On/Off status.
        0 : Whole Display "On
        1 : Whole Display "Off"
   (Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the
        Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initializing period by $\overline{RES}$ signal or reset instruction.
        0 :   -
        1 : Initialization Period

(e) Write Display Data

This instruction writes the 8-bit data on the data bus into the Display Data RAM. The column address increases "1" automatically after data writing, therefore, the MPU can write the 8-bit data into the Display Data RAM continuously without any address setting after the start address setting.

A0	$\overline{RD}$	R/$\overline{W}$ WR	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0				WRITE DATA				

(f) Read Display Data

This instruction reads out the 8-bit data from Display Data RAM which addressed by the column and page address. The column address increase "1" automatically after data reading out, therefore, the MPU can read out the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read must operate after column address set as the explanation in "(5-5) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data is not read out.

A0	$\overline{RD}$	R/$\overline{W}$ WR	D7	D6	D5	D4	D3	D2	D1	D0
1	0	1				READ DATA				

NJU6675

(logo: JRC)

(g) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	0	0	D

D 0 : Clockwise Output (Normal)

1 : Counterclockwise Output (Inverse)

(h) Normal or Inverse On/Off Set

This instruction changes the condition of display turn on and off as normal or inverse. The contents of Display Data RAM is not changed by this instruction execution.

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	1	D

D 0 : Normal RAM data "1" correspond to "On"

1 : Inverse RAM data "0" correspond to "On"

(i) Whole Display On

This instruction turns on the all pixels independent of the contents of the Display Data RAM. In this time, the contents of Display Data RAM is not changed and kept. This instruction takes precedence over the "Normal or Inverse On/Off Set Instruction".

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	0	0	1	0	D

D 0 : Normal Display

1 : Whole Display turn on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits go to the power save mode (refer to the (s) Power Save).

New Japan Radio Co.,Ltd.

(j) Read Modify Write

This instruction sets the Read Modify Write Mode for the column address increment control. In mode of the Read Modify Mode Write, the column address increases "1" automatically when the Display Data Write Instruction is executed, but the address does not change when the Display Data Read Instruction is executed. This status is continued until End instruction execution. When the End instruction is input.,the column address goes back to the start address bufore the Read Modify Write instruction input. This function reduces the load of MPU for repeating the display data change in the fixed area (ex. cursor blink).

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	0	0

Note) In mode of the Read Modify Write, any instructions except forp Column Address Set can execute.

(k) Sequence of cursor blink display

New Japan Radio Co.,Ltd.

(l) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	1	0

Column Address: N, N+1, N+2, N+3, - - - - -, N+m, N

Read Modify Set → (at N)

End → (at N+m)

Return → (to N)

(m) Reset

This instruction executes the following initialization.

Initialization

1 Set the Address (00)H into the Column Address Counter.

2 Set the page "0" into the Page Address Register.

3 Select the D3 of the Output Assignment Register to "0".

4 Set 0 to the EVR Register to (00)H.

In this time, the Display Data RAM is not influenced.

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the $\overline{RES}$ terminal (hardware reset) must be input for the power on initialization. Reset instruction does not perform completely instead of hardware reset using the $\overline{RES}$ terminal.

(n) Output Assignment Register

This instruction sets the common driver scanning order.

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	0	A3	*	*	*

(*:Don't care)

A3 : Set the scanning order. (Refer to 1-6)

(o) Internal Power Supply

This instruction set the condition of internal Power Supply On/Off. Step up circuits, Voltage Regulator and Voltage Follower operate at On. To operate the step up circuits, the oscillation circuits must be operating.

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	0	1	0	0	1	0	D

D 0 : Internal Power Supply Off

1 : Internal Power Supply On

The internal Power Supply must be Off when external power supply using.

(p) LCD Driving Voltage Set

This instruction controls LCD driving waveform output through the COM/SEG terminals.

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	1	0	1	1	0	1

The NJU6675 contains low power LCD driving voltage generator circuit reducing own operation current.

Therefore, it requires the following sequence procedures at power on for power source stabilized operation.

● LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is turned On/Off.

When the power supply is turned on again after the turn off (by the power save instruction), the power save release sequence (s) is required.

Turn ON sequence

Output Assign. Register Set

EVR Register Set

Internal Power Supply ON
or
External Power supply ON

(Wait Time) *2

LCD Driving Voltage Set *1

Turn OFF sequence

Display OFF

Whole Display ON

Internal Power Supply OFF
or
External Power Supply OFF

*1 This instruction is required in both cases of the internal and external power supply.

Until "LCD driving voltage Set" execution, NJU6675 operating current is higher than usual state and all COM/SEG terminals output V_{DD} level continuously.

*2 The wait time depends on the C3 to C7, C_{OUT} capasitors (refer(4) (d)Fig.4), V_{DD} and V_{LCD} voltage.

Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the following graph.)

The wait time [Typical performance]

Time[ms] vs C3 to C7[uF]

T.B.D.

Cout=1to4.7[uF]

VDD=2.7V, VLCD=7V, Ta=25℃

(q) EVR Register Set

This instruction controls voltage adjustment circuits of internal LCD power supply and changes LCD driving voltage "V5". Finally, it adjusts the contrast of LCD display. By setting a data into EVR register. V5 output voltage selects one condition out of 16-voltage conditions. The range of V5 voltage is adjusted by setting external resistors as mentioned in "(4)(b) Voltage Adjust Circuits".

A0	$\overline{RD}$	R/W $\overline{WR}$	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	0	0	A3	A2	A1	A0

A3	A2	A1	A0	VLCD
0	0	0	0	Low
:				:
:				:
1	1	1	1	High

VLCD=VDD-V5
When EVR doesn't use, set the EVR register to (0,0,0,0).

(r) Power Save(Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuits go to the power save mode and the operating current is reduced as same as the stand by current.
The internal status in the Power Save Mode is shown in follows;

    1 Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
    2 Stop the LCD driving. Segment and Common drivers output VDD level.
    3 Keep the display data and operating mode just before the power save mode.
    4 All of LCD driving bias voltage fix to the VDD level.

The power save and its release perform according to the following sequences.

Power Save Sequence
- Display OFF
- Whole Display ON

Power Save Release Sequence
- Normal Display (Whole Display OFF)
- Display ON
- (Wait Time)
- LCD Driving Voltage Set

*1 In the power save sequence, the power save mode is started after the second instruction "whole Display ON".
*2 In the power save release sequence, the power save mode is released after the Normal Display instruction (Whole display OFF).
   The instruction of display ON is input at any timing after the instruction of normal display in power save release sequence.
*3 Until "LCD driving voltage set to ON" execution, NJU6675 operating current is higher than usual state and all COM/SEG terminals output VDD level continuously.
*4 In case of the external power supply for LCD driving, it should be turned off and made condition like as disconnection or connection to VDD before the power save mode or at the same time. In this time, VOUT terminal should be made condition like as disconnection or connection to the lowest voltage of the system. (V5 level from the external power supply.)

(4) Internal Power Supply

(a) Voltage tripler

Three times negative voltage (VDD common) of the voltage VDD-Vss is output from VOUT terminal when connecting three capacitor between C1+ and C1-, C2+ and C2-, Vss and VOUT. In case of the voltage doubler operation, connect the two capacitor between C2+ and C2-, Vss and VOUT, then connect the C1+ and C2+ terminals. Step up circuits like as Voltage Tripler or Doubler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage tripler operation, the operation voltage VDD should be less than 3.3V.

VDD=+3V
Vss=±0V
VOUT=-3V

Voltage relation in Doubler

VDD=+3.3V
Vss=±0V

VOUT=-6.6V

Voltage relation in Tripler

(b)Voltage Adjust Circuits

The step up voltage of VOUT output from V5 through the voltage adjust circuits for LCD driving. The output voltage of V5 is adjusted by changing the Ra and Rb within the range of | V5 | < | VOUT |. The output voltage is calculated by the following formula.

$$V_{LCD} = V_{DD}-V_5 = (1+R_b/R_a) \times V_{REG} \text{---- 1}$$

Fig.3

The voltage of VREG is a standard voltage produced from built-in bleeder resistance. And VREG is possible to be fine-adjusted by EVR functions mentioned in (c).
For fine-adjustment of V5, R2 as variable resistor, R1 and R3 as fixed constant should be connected to VDD terminal, VR and V5, as shown in Fig3.

[Design example for R1, R2 and R3 / Reference]
- R1+R2+R3=5MΩ   (Determined by the current flown between VDD-V5)
- Variable voltage range by the R2. -3V to -4.5V (VLCD=VDD-V5 ---> 6.0V to 7.5V)
  (Determined by the LCD electrical characteristics)
- VREG=3V(In case of EVR=(0F)H)
- R1, R2 and R3 are calculated by above conditions and the formula of 1 to mentioned below;
      R1=2.0MΩ,   R2=0.5MΩ,   R3=2.5MΩ

* If the power supply voltage between VDD and Vss changes, V5 changes too. Therefore the power supply voltage should be stabilized for V5 stable operation.

(c) Contrast Adjustment by using the EVR function

The EVR controls voltage of VREG by instruction and changes voltage of V5.

As result, LCD display contrast is adjusted by V5. The EVR selects a voltage of VREG in the following 16 conditions by setting 4bits data into the EVR register.

In case of EVR operation, T1 terminal and T2 require to set couples of value as (L,L), (L,H) and (H,L) excepting for (H,H) and the internal power supply must turn on by instruction.

EVR register		V_{REG} [V]	V_{LCD}
(00)H	(0,0,0,0)	(135/150)x(V_{DD}-V_{SS})	Low
(01)H	(0,0,0,1)	(136/150)x(V_{DD}-V_{SS})	:
(02)H	(0,0,1,0)	(137/150)x(V_{DD}-V_{SS})	:
:	:	:	:
:	:	:	:
(0D)H	(1,1,0,1)	(148/150)x(V_{DD}-V_{SS})	:
(0E)H	(1,1,1,0)	(149/150)x(V_{DD}-V_{SS})	:
(0F)H	(1,1,1,1)	(150/150)x(V_{DD}-V_{SS})	High

● Adjustable range of the LCD driving voltage by EVR function

The adjustable range is decided by the power supply voltage VDD and the ratio of external resistors Ra and Rb.

[Design example for the adjustable range / Reference]

- Condition V_{DD}=3.0V, V_{SS}=0V

Ra=1MΩ, Rb=1MΩ (Ra:Rb=1:1)

The adjustable range and the step voltage are calculated as follows in the above condition.

In case of setting (00)H in the EVR register,

V_{LCD} = ((Ra+Rb)/Ra)xV_{REG}

= (2/1)x[(135/150)x3.0]

= 5.4V

In case of setting (0F)H in the EVR register,

V_{LCD} = ((Ra+Rb)/Ra)xV_{REG}

= (2/1)x[(150/150)x3.0]

= 6.0V

	Min.(00)H	Max.(0F)H
Adjustable Range	5.4 ---6.0	[V]
Step Voltage	40	[mV]

New Japan Radio Co.,Ltd.

*) The VLCD operating temperature. Please refer to the following graphs.

(conditions) VDD = 3V
　　　Ra=1MΩ, Rb=1MΩ (Ra:Rb = 1:1)
　　　Voltage tripler

VLCD vs. Temperature (Typical performance)


Legend: EVR=(0F)H, EVR=(00)H

(d) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V_1, V_2, V_3, V_4 are generated internally by dividing the V_5 voltage with the internal bleeder resistance. And it is supplied to the LCD driving circuits after the impedance conversion with voltage follower circuit.

As shown in Fig. 4, Five capacitors are required to connect to each LCD driving voltage terminal for voltage stabilizing. And the value of capacitors C3, C4, C5, C6 and C7 are determined depending on the actual LCD panel display evaluation.

Using the internal Power Supply   Using the external Power Supply

Reference set up value

$$V_{LCD} = V_{DD} - V_5 \fallingdotseq 6.0 \text{ to } 7.5V$$

Item	Value
C_{OUT}	4.7 to 10uF
C1,C2	4.7 to 10uF
C3 to C7	0.1 to 0.47uF
R1	2.0MΩ
R2	0.5MΩ
R3	2.5MΩ

Fig.4

*1 Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal.
*2 Following connection of V_{OUT} is required when external power supply using.
     When $V_{SS} > V_5$ --- $V_{OUT} = V_5$
     When $V_{SS} \leq V_5$ --- $V_{OUT} = V_{SS}$

New Japan Radio Co., Ltd.

(5) MPU Interface

(5-1) Interface type selection

NJU6675 interfaces with MPU by 8-bit bi-directional data bus (D7 to D0) or serial interface (SI). The 8-bit parallel or serial interface is determined by a condition of the P/S terminal connecting to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out operation is impossible.

Table 5

P/S	Type	$\overline{CS}$	A0	$\overline{RD}$	$\overline{WR}$	C86	SI	SCL	D0 to D7
H	Parallel	$\overline{CS}$	A0	$\overline{RD}$	$\overline{WR}$	C86	-	-	D0 to D7
L	Serial	$\overline{CS}$	A0	-	-	-	SI	SCL	-

(5-2) Parallel Interface

The NJU6675 interfaces to 68 or 80 type MPU directly when setting the parallel interface (P/S="H") is selected. 68 type MPU or 80 is determined by the condition of C86 terminal connecting to "H" or "L" as shown in table 6.

Table 6

C86	Type	$\overline{CS}$	A0	$\overline{RD}$	$\overline{WR}$	D0 to D7
H	68 type MPU	$\overline{CS}$	A0	E	R/W	D0 to D7
L	80 type MPU	$\overline{CS}$	A0	$\overline{RD}$	$\overline{WR}$	D0 to D7

(5-3) Discrimination of Data Bus Signal

The NJU6675 discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and $(\overline{RD},\overline{WR})$ signals as shown in Table 7.

Table 7

Common	68 type	80 type		Function
A0	R/W	$\overline{RD}$	$\overline{WR}$	
1	1	0	1	Read Display Data
1	0	1	0	Write Display Data
0	1	0	1	Status Read
0	0	1	0	Write into the Register(Instruction)

(5-4) Serial Interface.(P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminal $\overline{CS}$ set to "L"and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition when chip is not selected. The data input from SI terminal is MSB first like as the order of D7,D6, · · · · ·D0, and the data are entered into the shift register synchronizing with the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction of the serial input data is executed by the condition of A0 at the 8th serial clock rise edge. A0="H" is display data and A0="L" is instruction. When $\overline{RES}$ terminal becomes "L" or $\overline{CS}$ terminal becomes "H" before 8th serial clock rise edge, NJU6675 recognizes them as a instruction data incorrectly. Therefore a unit of serial data must be structured by 8-bit. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface .


Fig.5

(5-5) Access to the Display Data RAM and Internal Register.

The NJU6675 is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register.

For example, when the MPU reads out the data from the Display Data RAM, the read out data in the data read cycle (dummy read) is held in the bus-holder, then it is read out from the bus-holder to the system bus at the next data read cycle. When the MPU writes the data into the Display Data RAM, the data is held in the bus-holder, then it is written into the Display Data RAM by the next data write cycle.

Therefore high speed data transmission between MPU and NJU6675 is available because of it is not limited by the t_{ACC} and t_{DS} as display data RAM access time and is limited by the system cycle time (R) or (W).

If the cycle time is not be kept in the MPU operation, NOP should be inserted to the system instead of the waiting operation.

The read out operation does not read out the data in the pointed address just after the address set operation. And second read out operation can read out the data correctly from the pointed address.

Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 6.

● Write Operation

● Read Operation

Fig.6

(5-6) Chip Select

$\overline{CS}$ is Chip Select terminal. In case of $\overline{CS}$="L". the interface with MPU is available. In case of $\overline{CS}$="H" ,the D0 to D7 are high impedance and A0, $\overline{RD}$, $\overline{WR}$, SI and SCL inputs are ignored. If the serial interface is selected when $\overline{CS}$="H", the shift register and counter are reset. However, the reset is always operated in any conditions of $\overline{CS}$.

■ ABSOLUTE MAXIMUM RATINGS
(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	V_{DD}	-0.3 to +7.0	V
		-0.3 to +3.6(used Tripler)	V
Supply Voltage (2)	V_5	V_{DD}-11.0 to V_{DD}+0.3	V
Supply Voltage (3)	V_1 to V_4	V_5 to V_{DD}+0.3	V
Input Voltage	V_{IN}	-0.3 to V_{DD}+0.3	V
Operating Temperature	T_{opr}	-30 to +80	℃
Storage Temperature	T_{stg}	-55 to +125 (Chip)	℃
		-55 to +100 (TCP)	

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed.
Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as Vss=0 V.

Note 3) The relation : $V_{DD} \geq V_1 \geq V_2 \geq V_3 \geq V_4 \geq V_5$; $V_{DD} > V_{SS} \geq V_{OUT}$ must be maintained.

Note 4) Decoupling capacitor should be connected between V_{DD} and V_{SS} due to the stabilized operation for the voltage converter.

■ ELECTRICAL CHARACTERISTICS (1)
(VDD=2.4V to 3.3V, VSS=0V, Ta=-30 to +80℃)

PARAMETE		SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNIT	Note
Operating Voltage(1)		V_{DD}			2.4		3.3	V	5
OperatingVoltage(2)		V_5			V_{DD}-10.0		V_{DD}-6.0	V	
		V_1,V_2	$V_{LCD}= V_{DD}-V_5$		V_{DD}-0.5V_{LCD}		V_{DD}		
		V_3,V_4			V_5		V_{DD}-0.5V_{LCD}		
Input Voltage	High Level	V_{IHC1}	$D_0...D_7$,A0, CS,$\overline{RES}$,$\overline{RD}$,$\overline{WR}$,C86,SI, SCL,P/S Terminals		0.8V_{DD}		V_{DD}	V	
	Low Level	V_{ILC1}			Vss		0.2V_{DD}	V	
Output Voltage	High Level	V_{OHC11}	$D_0...D_7$ Terminals	I_{OH}=-0.5mA	0.8V_{DD}		V_{DD}	V	
	Low Level	V_{OLC11}		I_{OL}= 0.5mA	Vss		0.2V_{DD}	V	
Input Leakage Current		I_{LIO}	All Input terminals		- 1.0		1.0	uA	
Driver On-resistance		R_{ON1}	Ta=25℃	V_{LCD}=10.0V		2.0	3.0	kΩ	7
		R_{ON2}		V_{LCD}=8.0V		3.0	4.5		
Stand-by Current		I_{DDQ}	during Power save Mode			0.05	5.0	uA	8
Operating Current		I_{DD12}	Display V_{LCD}=8.0V			16	25	uA	
		I_{DD21}	Accessing f $_{CYC}$=200kHz			170	240		9

PARAMETER		SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Input Terminal Capacitance		C_{IN}	A0,$\overline{CS}$,$\overline{RES}$,$\overline{RD}$,$\overline{WR}$,C86,SI, SCL,P/S,T1,T2,D0...D7 Ta=25 ℃		10		pF	
Oscillation Frequency		fosc	Ta=25 ℃	14.5	18	21	kHz	
Voltage Tripler	Output Volt.	V_{OUT1}	Vss-VLCD, used Tripler, VDD=3.3V	- 6.6		-6.4	V	
	On-resistance	R_{TRI}	VDD=3V;COUT=4.7uF used Tripler		600	1000	Ω	
	Adjustment range of LCD Driving Volt.	V_{OUT2}	Tripler Circuit "OFF"	VDD-10.0V		VDD-6.0V	V	11
	Voltage Follower	V_5	Voltage Adjustment Circuit "OFF"	VDD-10.0V		VDD-6.0V	V	
	Operating Current	I_{OUT1}	VDD=3V, VLCD=8V COM/SEG Terminals Open No Access Display Checkered pattern		62	148.8	uA	12
		I_{OUT2}			22	45		
		I_{OUT3}			21	43		
	Voltage Reg.	$V_{REG\%}$	VDD=3V,Ta=25 ℃			3	%	13

Note 5) NJU6675 can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.

Note 6) Apply to the High-impedance state of the D0 to D7 terminals.

Note 7) RON is the resistance values between power supply terminals(V1, V2, V3, V4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).

Note 8,9,12) Apply to current after "LCD Driving Voltage Set".

Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.

Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as IDD1X.

Note 10) Supply voltage (VDD) range for internal Voltage Tripler operation.

Note 11) LCD driving voltage V5 can be adjusted within the voltage follower operating range.

Note 12) Each operating current of voltage supply circuits block is specified under below table conditions.

SYMBOL	Status		Operating Condition				External Voltage Supply (Input Terminal)
	T1	T2	Internal Oscillator	Voltage Tripler	Voltage Adjustment	Voltage Follower	
I_{OUT1}	L	*	Validity	Validity	Validity	Validity	Unuse
I_{OUT2}	H	L	Validity	Invalidity	Validity	Validity	Use(VOUT)
I_{OUT3}	H	H	Validity	Invalidity	Invalidity	Validity	Use(VOUT,V5)

(* = Don't Care)

Note 13) Apply to the precision of the voltage between VDD and V5 with EVR function.

■ MEASUREMENT BLOCK DIAGRAM

■ ELECTRICAL CHARACTERISTICS (2) (VDD=2.4V to 3.3V, VSS=0V, Ta=-30 to +80°C)

P A R A M E T E R	SYMBOL	C O N D I T I O N S	MIN	TYP	MAX	UNIT	Note
Reset time	t$_R$	$\overline{RES}$ Terminal	1.0			us	14
Reset "L" Level Pulse Width	t$_{RW}$	$\overline{RES}$ Terminal	10			us	15

Note 14) Specified from the rising edge of $\overline{RES}$ to finish the internal circuit reset.
Note 15) Specified minimum pulse width of $\overline{RES}$ signal. Over than t$_{RW}$ "L" input should be required for correct reset operation.

New Japan Radio Co.,Ltd.

■ BUS TIMING CHARACTERISTICS

- Read/Write operation sequence (80 Type MPU)

(VDD=2.4V to 3.3V, Ta=-30 to +80°C)

PARAMETER		SYMBOL	MIN.	MAX.	CONDITION	UNIT
Address Hold Time	A0,$\overline{CS}$	tAH8	45			ns
Address Set Up Time	Terminals	tAW8	45			ns
System Cycle Time	WR	tCYC8 (W)	770			ns
	RD	tCYC8 (R)	1025			ns
Control Pulse Width	WR,"L"	tCCL(W)	85			ns
	RD,"L"	tCCL(R)	340			ns
	"H"	tCCH	685			ns
Data Set Up Time	Do to D7	tDS8	210			ns
Data Hold Time	Terminals	tDH8	70			ns
$\overline{RD}$ Access Time		tACC8		340	CL=100pF	ns
Output Disable Time		tCH8	0	85		ns
Rise Time, Fall Time	$\overline{CS}$, $\overline{WR}$, $\overline{RD}$, A0, Do to D7 Terminals	tr,tf		15		ns

Note 16) Rise time (tr) and fall time (tf) of input signal should be less than 15ns.

Note 17) Each timing is specified based on 0.2xVDD and 0.8xVDD.

- Read/Write operation sequence (68 Type MPU)


(VDD=2.4V to 3.3V, Ta=-30 to +80°C)

PARAMETER		SYMBOL	MIN.	MAX.	CONDITION	UNIT
Address Hold Time	A0,$\overline{CS}$,R/W Terminals	tAH6	45			ns
Address Set Up Time		tAW6	45			ns
System Cycle Time(W)		tCYC6(W)	770			ns
System Cycle Time(R)		tCYC6(R)	1025			ns
Enable Pulse Width	Read"H"	tEWH	85			ns
	Write"H"		340			ns
	"L"	tEWL	685			ns
Data Set Up Time	Do to D7 Terminals	tDS6	210			ns
Data Hold Time		tDH6	70			ns
Access Time		tACC6		240	CL=100pF	ns
Output Disable Time		tOH6	0	80		ns
Rise Time, Fall Time	A0, $\overline{CS}$, R/W, E, Do to D7 Terminals	tr,tf		15		ns

Note 18) tCYC6 indicates the E signal cycle during the $\overline{CS}$ activation period. The System Cycle Time must be required after $\overline{CS}$ becomes active.

Note 19) Rise time (tr) and fall time (tf) of input signal should be less than 15ns.

Note 20) Each timing is specified based on 0.2xVDD and 0.8xVDD.

- Write operation sequence (Serial Interface)

(VDD=2.4V to 3.3V,Ta=-30 to +80°C)

PARAMETER		SYMBOL	MIN.	MAX.	CONDITION	UNIT
Serial Clock cycle	SCL Terminal	tSCYC	1000			ns
SCL "H" pulse width		tSHW	300			ns
SCL "L" pulse width		tSLW	300			ns
Address Set Up Time	A0 Terminal	tSAS	250			ns
Address Hold Time		tSAH	400			ns
Data Set Up Time	SI Terminal	tSDS	250			ns
Data Hold Time		tSDH	100			ns
$\overline{CS}$-SCL Time	$\overline{CS}$ Terminal	tCSS	60			ns
		tCSH	800			ns
Rise Time, Fall Time	SCL, A0, $\overline{CS}$, SI Terminals	tr,tf		15		ns

Note 21) Rise time (tr) and fall time (tf) of input signal should be less than 15ns.

Note 22) Each timing is specified based on 0.2×VDD and 0.8×VDD.

**■ LCD DRIVING WAVEFORM**

Fig.7

■ APPLICATION CIRCUIT

-Microprocessor Interface Example

The NJU6675 interfaces to 80 type and 68 type MPU directly.

And the serial interface also communicate with MPU.

80 Type MPU

68 Type MPU

Serial Interface

MEMO