ASSP

Dual Serial Input PLL Frequency Synthesizer

MB15F72UL

■ DESCRIPTION

The Fujitsu MB15F72UL is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 1300 MHz and a 350 MHz prescalers. A 64/65 or a 128/129 for the 1300 MHz prescaler, and a 8/9 or a 16/17 for the 350 MHz prescaler can be selected for the prescaler that enables pulse swallow operation.

The BiCMOS process is used, as a result a supply current is typically 2.5 mA at 2.7 V. The supply voltage range is from 2.4 V to 3.6 V. A refined charge pump supplies well-balanced output current with 1.5 mA and 6 mA selectable by serial data. The data format is the same as the previous one MB15F02SL, MB12F72SP. Fast locking is achieved for adopting the new circuit.

The new package (BCC20) decreases a mount area of MB15F72UL more than 30% comparing with the former BCC16 (for dual PLL) .

MB15F72UL is ideally suited for wireless mobile communications, such as CDMA.

■ FEATURES

• High frequency operation: RF synthesizer: 1300 MHz Max.


: IF synthesizer : 350 MHz Max.

- Low power supply voltage: Vcc = 2.4 to 3.6 V
- Ultra low power supply current : Icc = 2.5 mA Typ.

 $(Vcc = Vp = 2.7 \text{ V}, SW_{IF} = SW_{RF} = 0, Ta = +25 \text{ °C}, in IF, RF locking state})$

(Continued)

PACKAGES



(Continued)


• Direct power saving function : Power supply current in power saving mode

Typ.
$$0.1 \mu A \text{ (Vcc} = Vp = 2.7 \text{ V, Ta} = +25 \text{ °C)}$$

Max. $10 \,\mu\text{A} \,(\text{Vcc} = \text{Vp} = 2.7 \,\text{V})$

- Software selectable charge pump current: 1.5 mA/6.0 mA Typ.
- Dual modulus prescaler: 1300 MHz prescaler (64/65 or 128/129) /350 MHz prescaler (8/9 or 16/17)
- 23 bit shift resister
- Serial input 14-bit programmable reference divider : R = 3 to 16,383
- Serial input programmable divider consisting of :
 - Binary 7-bit swallow counter: 0 to 127
 - Binary 11-bit programmable counter: 3 to 2,047
- On-chip phase control for phase comparator
- On-chip phase comparator for fast lock and low noise
- Built-in digital locking detector circuit to detect PLL locking and unlocking.
- Operating temperature : Ta = -40 °C to +85 °C
- Serial data format compatible with MB15F02SL
- Small package BCC20 (3.4 mm × 3.6 mm × 0.6 mm)


■ PIN ASSIGNMENTS



■ PIN DESCRIPTION

Pin r	10.	D:	1/0	December 11 and a
TSSOP	всс	Pin name	I/O	Descriptions
1	19	OSCIN	I	The programmable reference divider input. TCXO should be connected with an AC coupling capacitor.
2	20	GND		Ground for OSC input buffer and the shift register circuit.
3	1	finı⊧	I	Prescaler input pin for the IF-PLL. Connection to an external VCO should be via AC coupling.
4	2	XfinıF	I	Prescaler complimentary input pin for the IF-PLL section. This pin should be grounded via a capacitor.
5	3	GND⊫	_	Ground for the IF-PLL section.
6	4	Vccif	_	Power supply voltage input pin for the IF-PLL section (except for the charge pump circuit), the OSC input buffer and the shift register circuit.
7	5	PSıғ	I	Power saving mode control for the IF-PLL section. This pin must be set at "L" when the power supply is started up. (Open is prohibited.) $PS_{\text{IF}} =$ "H"; Normal mode / $PS_{\text{IF}} =$ "L"; Power saving mode
8	6	VpiF	_	Power supply voltage input pin for the IF-PLL charge pump.
9	7	Doif	0	Charge pump output pin for the IF-PLL section.
10	8	LD/fout	0	Lock detect signal output (LD) /phase comparator monitoring output (fout) pins.The output signal is selected by LDS bit in the serial data. LDS bit = "H"; outputs fout signal / LDS bit = "L"; outputs LD signal
11	9	Dorf	0	Charge pump output pin for the RF-PLL section.
12	10	Vprf		Power supply voltage input pin for the RF-PLL charge pump.
13	11	PSRF	ı	Power saving mode control pin for the RF-PLL section. This pin must be set at "L" when the power supply is started up. (Open is prohibited.) $PS_{RF} = "H"$; Normal mode / $PS_{RF} = "L"$; Power saving mode
14	12	Vccrf	_	Power supply voltage input pin for the RF-PLL section (except for the charge pump circuit)
15	13	GNDrf	_	Ground for the RF-PLL section
16	14	Xfin _{RF}	I	Prescaler complimentary input pin for the RF-PLL section. This pin should be grounded via a capacitor.
17	15	fin _{RF}	I	Prescaler input pin for the RF-PLL. Connection to an external VCO should be via AC coupling.
18	16	LE	I	Load enable signal input pin (with the schmitt trigger circuit) When LE is set "H", data in the shift register is transferred to the corresponding latch according to the control bit in the serial data.
19	17	Data	I	Serial data input pin (with the schmitt trigger circuit) Data is transferred to the corresponding latch (IF-ref. counter, IF-prog. counter, RF-ref. counter, RF-prog. counter) according to the control bit in the serial data.
20	18	Clock	I	Clock input pin for the 23-bit shift register (with the schmitt trigger circuit) One bit of data is shifted into the shift register on a rising edge of the clock.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Parar	motor	Symbol	Ra	Unit	
Palai	neter	Symbol	Min.	Max.	- Onit
Dower oundly volte	200	Vcc	-0.5	4.0	V
Power supply volta	ige	Vp	Vcc	4.0	V
Input voltage		Vı	-0.5	Vcc + 0.5	V
Output voltage	LD/fout	Vo	GND	Vcc	V
Output voltage	DOIF, DORF	V _{DO}	GND	Vp	V
Storage temperatu	re	Tstg	-55	+125	°C

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min.	Тур.	Max.	Offic	Remarks
Power supply voltage	Vcc	2.4	2.7	3.6	V	Vccrf = Vccif
Fower supply voltage	Vp	Vcc	2.7	3.6	V	
Input voltage	Vı	GND	_	Vcc	V	
Operating temperature	Та	-40		+85	°C	

Note: • Vccrf, Vprf, Vccif and Vpif must supply equal voltage.

Even if either RF-PLL or IF-PLL is not used, power must be supplied to Vccre, Vpre, Vccre and Vpre to keep them equal.

It is recommended that the non-use PLL is controlled by power saving function.

- Although this device contains an anti-static element to prevent electrostatic breakdown and the circuitry has been improved in electrostatic protection, observe the following precautions when handling the device.
 - When storing and transporting the device, put it in a conductive case.
 - Before handling the device, confirm the (jigs and) tools to be used have been uncharged (grounded) as well as yourself. Use a conductive sheet on working bench.
 - Before fitting the device into or removing it from the socket, turn the power supply off.
 - When handling (such as transporting) the device mounted board, protect the leads with a conductive sheet.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

 $(Vcc = 2.4 \text{ V to } 3.6 \text{ V}, \text{ Ta} = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C})$

5 .		Sym-	,		Value		
Parameter		bol	Condition	Min.	Тур.	Max.	Unit
Devices a small commant		CCIF *1	fin _{IF} = 270 MHz V _{CCIF} = V _{PIF} = 2.7 V	0.6	1.0	1.7	mA
Power supply current		CCRF*1	finrf = 910 MHz Vccrf = Vprf = 2.7 V	1.0	1.5	2.5	mA
Power saving current		IPSIF	PS _{IF} = PS _{RF} = "L"	_	0.1 *2	10	μА
rower saving current		IPSRF	PS _{IF} = PS _{RF} = "L"	_	0.1 *2	10	μΑ
	fin₁⊧ *3	finıғ	IF PLL	50		350	MHz
Operating frequency	fin _{RF} *3	fin _{RF}	RF PLL	100		1300	MHz
	OSCIN	fosc	_	3		40	MHz
	finıғ	Pfin	IF PLL, 50 Ω system	−15		+2	dBm
Input sensitivity	finre	Pfinrf	RF PLL, 50 Ω system	–15		+2	dBm
	OSCIN	Vosc	_	0.5		Vcc	V _P – _P
"H" level input voltage	Data, LE,	Vін	Schmitt trigger input	0.7 Vcc + 0.4		_	V
"L" level input voltage	Clock	VIL	Schmitt trigger input	_	_	0.3 Vcc - 0.4	V
"H" level input voltage	PS _{IF} ,	VIH	_	0.7 Vcc	_	_	V
"L" level input voltage	PSRF	VIL	_	_	_	0.3 Vcc	V
"H" level input current	Data, LE, Clock,	I _{IH} *4	_	-1.0		+1.0	μΑ
"L" level input current	PS _{IF} , PS _{RF}	 IL *4	_	-1.0		+1.0	μΑ
"H" level input current	000	Іін	_	0	_	+100	μΑ
"L" level input current	OSCIN	 IL *4	_	-100	_	0	μΑ
"H" level output voltage	LD/fout	Vон	$V_{CC} = V_P = 2.7 \text{ V},$ $I_{OH} = -1 \text{ mA}$	Vcc - 0.4	_	_	٧
"L" level output voltage		Vol	Vcc = Vp = 2.7 V, $IoL = 1 mA$	_	_	0.4	V
"H" level output voltage	Doif,	VDOH	$V_{CC} = V_p = 2.7 \text{ V},$ $I_{DOH} = -0.5 \text{ mA}$	Vp - 0.4	_	_	V
"L" level output voltage	Dorf	Vdol	$V_{CC} = Vp = 2.7 V$, $I_{DOL} = 0.5 \text{ mA}$	_		0.4	٧
High impedance cutoff current	Doif, Dorf	loff	$\label{eq:Vcc} \begin{array}{l} \text{Vcc} = \text{Vp} = 2.7 \text{ V} \\ \text{Voff} = 0.5 \text{ V to Vp} - 0.5 \text{ V} \end{array}$			2.5	nA
"H" level output current	LD/fout	І он *4	Vcc = Vp = 2.7 V	_	_	-1.0	mA
"L" level output current	LD/IOUL	loL	Vcc = Vp = 2.7 V	1.0			mA

(Continued)


(Continued)

 $(Vcc = 2.4 \text{ V to } 3.6 \text{ V}, Ta = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$

Parameter		Symbol	Cond	ition			Unit	
Farameter		Syllibol	Cond	ition	Min.	Тур.	Max.	Oilit
"H" level output	Doif *8	I DOH *4	$V_{CC} = V_p = 2.7 V,$ $V_{DOH} = V_p / 2,$	CS bit = "H"	-8.2	-6.0	-4.1	mA
current	Dorf	IDOH	Ta = +25 °C	CS bit = "L"	-2.2	-1.5	-0.8	mA
"L" level output	Doif *8	IDOL	$V_{CC} = V_p = 2.7 V$, $V_{DOL} = V_p / 2$,	CS bit = "H"	4.1	6.0	8.2	mA
current	Dorf	IDOL	Ta = +25 °C	CS bit = "L"	0.8	1.5	2.2	mA
	IDOL/IDOH	I DOMТ *5	$V_{DO} = Vp / 2$		_	3	_	%
Charge pump	vs. Vdo	IDOVD *6	$0.5 \text{ V} \leq V_{DO} \leq Vp$	– 0.5 V	_	10	_	%
current rate	vs.Ta	IDOTA *7	$-40 \text{ °C} \le \text{Ta} \le +8$ $V_{DO} = Vp / 2$	5 °C,	_	5	_	%

^{*1 :} Conditions ; fosc = 12.8 MHz, Ta = \pm 25 °C, SW = "L" in locking state.

^{*8 :} When Charge pump current is measured, set LDS = "L", T1 = "L" and T2 = "H".



^{*2 :} $V_{CCIF} = V_{PIF} = V_{CCRF} = V_{PRF} = 2.7 \text{ V}$, fosc = 12.8 MHz, Ta = +25 °C, in power saving mode $PS_{IF} = PS_{RF} = GND$, $V_{IH} = V_{CC} V_{IL} = GND$ (at CLK, Data, LE)

^{*3 :} AC coupling. 1000 pF capacitor is connected under the condition of Min. operating frequency.

^{*4:} The symbol "-" (minus) means the direction of current flow.

^{*5 :} Vcc = Vp = 2.7 V, $Ta = +25 \, ^{\circ}C \, (||I_3| - |I_4||) \, / [\, (|I_3| + |I_4|) \, / \, 2] \times 100 \, (\%)$

^{*6 :} Vcc = Vp = 2.7 V, $Ta = +25^{\circ}C$ [($||I_2| - |I_1||$) / 2] / [($|I_1| + |I_2|$) / 2] × 100 (%) (Applied to both IDOL and IDOH)

^{*7 :} $V_{CC} = V_{P} = 2.7 \text{ V}$, $[|||_{DO (+85^{\circ}C)}| - ||_{DO (-40^{\circ}C)}|| / 2] / [||_{DO (+85^{\circ}C)}| + ||_{DO (-40^{\circ}C)}|| / 2] \times 100 (\%)$ (Applied to both || DoL and || DoH)

■ FUNCTIONAL DESCRIPTION

1. Pulse swallow function:

 $f_{VCO} = [(P \times N) + A] \times f_{OSC} \div R$

fvco: Output frequency of external voltage controlled oscillator (VCO)

P: Preset divide ratio of dual modulus prescaler (8 or 16 for IF-PLL, 64 or 128 for RF-PLL)

N : Preset divide ratio of binary 11-bit programmable counter (3 to 2,047) A : Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$, A < N)

fosc: Reference oscillation frequency (OSC_{IN} input frequency)

R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)

2. Serial Data Input

The serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of IF/RF-PLL sections, and programmable reference dividers of IF/RF-PLL sections are controlled individually. The serial data of binary data is entered through Data pin.

On a rising edge of Clock, one bit of the serial data is transferred into the shift register. On a rising edge of load enable signal, the data stored in the shift register is transferred to one of latches depending upon the control bit data setting.

	The programmable reference counter for the IF-PLL	The programmable reference counter for the RF-PLL	The programmable counter and the swallow counter for the IF-PLL	The programmable counter and the swallow counter for the RF-PLL
CN1	0	1	0	1
CN2	0	0	1	1

(1) Shift Register Configuration





1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
CN1	CN2	T1	T2	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	CS	Χ	Χ	Χ	Х

CS : Charge pump current select bit

R1 to R14 : Divide ratio setting bits for the programmable reference counter (3 to 16,383)

T1, T2 : LD/fout output setting bit.

CN1, CN2 : Control bit

X : Dummy bits (Set "0" or "1")

Note: Data input with MSB first.

• Programmable Counter

- (LSB) Data Flow ——

(MSB)

ĺ	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
	CN1	CN2	LDS	SWIF/	FC _{IF/}	A1	A2	АЗ	A4	A5	A6	A7	N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11

A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127)

N1 to N11 : Divide ratio setting bits for the programmable counter (3 to 2,047)

LDS : LD/fout signal select bit

 $SW_{IF/RF}$: Divide ratio setting bit for the prescaler (IF: SW_{IF} , RF: SW_{RF}) FC IF/RF: Phase control bit for the phase detector (IF: FC_{IF} , RF: FC_{RF})

CN1, CN2 : Control bit

Note: Data input with MSB first.

(2) Data setting

• Binary 14-bit Programmable Reference Counter Data Setting (R1 to R14)

Divide ratio	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 3 is prohibited.

• Binary 11-bit Programmable Counter Data Setting (N1 to N11)

,						<u> </u>					
Divide ratio	N11	N10	N9	N8	N7	N6	N5	N4	N3	N2	N1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide ratio less than 3 is prohibited.

• Binary 7-bit Swallow Counter Data Setting (A1 to A7)

Divide ratio	A7	A6	A5	A4	А3	A2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

• Prescaler Data Setting (SW)

Divide ratio	SW = "1"	SW = "0"
Prescaler divide ratio IF-PLL	8/9	16/17
Prescaler divide ratio RF-PLL	64/65	128/129

• Charge Pump Current Setting (CS)

Current value	CS
±6.0 mA	1
±1.5 mA	0

• LD/fout output Selectable Bit Setting


LD/fout pin state		LDS	T1	T2
LD output		0	0	0
		0	1	0
		0	1	1
	frıғ	1	0	0
fout outputs	fr _{RF}	1	1	0
	fpı⊧	1	0	1
	fpref	1	1	1


• Phase Comparator Phase Switching Data Setting (FCIF, FCRF)

Phase comparator input	FC _{IF} = "1"	FC _{RF} = "1"	FC _{IF} = "0"	FC _{RF} = "0"
Filase comparator input	Doif	Dorf	Doir	Dorf
fr > fp	Н		l	_
fr < fp	L		ŀ	+
fr = fp	Z		Ž	7

Z : High-impedance

Depending upon the VCO and LPF polarity, FC bit should be set.





Note: Give attention to the polarity for using active type LPF.

3. Power Saving Mode (Intermittent Mode Control Circuit)

Status	PSif/PSrf pins
Normal mode	Н
Power saving mode	L

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pins low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.

For the dual PLL, the lock detector, LD, is as shown in the LD Output Logic table.


Setting the PS pins high, releases the power saving mode, and the device works normally.

The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time.

To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.


Notes • When power (Vcc) is first applied, the device must be in standby mode, PS₁F = PSRF = Low, for at least 1 μs.

• PS pins must be set at "L" at Power-ON.



4. Serial Data Input Timing

Frequency multiplier setting is performed through a serial interface using the Data pin, Clock pin, and LE pin. Setting data is read into the shift register at the rise of the clock signal, and transferred to a latch at the rise of the LE signal. The following diagram shows the data input timing.





Parameter	Min.	Тур.	Max.	Unit
t ₁	20	_	_	ns
t ₂	20	_	_	ns
tз	30	_	_	ns
t ₄	30	_	_	ns

Parameter	Min.	Тур.	Max.	Unit
t 5	100	_	_	ns
t 6	20	_	_	ns
t 7	100			ns

Note: LE should be "L" when the data is transferred into the shift register.

■ PHASE COMPARATOR OUTPUT WAVEFORM







LD Output Logic

IF-PLL section	RF-PLL section	LD output
Locking state/Power saving state	Locking state/Power saving state	Н
Locking state/Power saving state	Unlocking state	L
Unlocking state	Locking state/Power saving state	L
Unlocking state	Unlocking state	L


Notes : • Phase error detection range = -2π to $+2\pi$

- Pulses on Doir/Dorf signals are output to prevent dead zone during locking state.
- LD output becomes low when phase error is two or more.
- LD output becomes high when phase error is twL or less and continues to be so for three cycles or more.
- two and twl depend on OSCIN input frequency as follows.

 $twu \ge 2/fosc$: e.g. $twu \ge 156.3$ ns when fosc = 12.8 MHz


 $t_{WU} \le 4/fosc$: e.g. $t_{WL} \le 312.5$ ns when fosc = 12.8 MHz

■ TEST CIRCUIT (for Measuring Input Sensitivity fin/OSC_{IN})




■ TYPICAL CHARACTERISTICS

1. fin input sensitivity








3. RF-PLL Do output current

• 1.5 mA mode

 I_{DO} - V_{DO}


Charge pump output current I_{DO} (mA)



• 6.0 mA mode

IDO - VDO






4. IF-PLL Do output current


• 1.5 mA mode

 $I_{\text{DO}}-V_{\text{DO}}$





• 6.0 mA mode


 $I_{DO} - V_{DO}$



5. fin input impedance









■ REFERENCE INFORMATION


(for Lock-up Time, Phase Noise and Reference Leakage)






SPAN 200.0 kHz

SWP 500 ms



*RBW 1.0 kHz

• PLL Phase Noise




VBW 1.0 kHz

(Continued)

(Continued)


• PLL Lock Up time

720.5 MHz \rightarrow 757.5 MHz within \pm 1 kHz Lch \rightarrow Hch 2.533 ms




• PLL Lock Up time

757.5 MHz \rightarrow 720.5 MHz within \pm 1 kHz Hch \rightarrow Lch 2.511 ms



■ APPLICATION EXAMPLE



Notes: • Clock, Data, LE: The schmitt trigger circuit is provided (insert a pull-down or pull-up register to prevent oscillation when open-circuit in the input).

• The terminal number shows that of TSSOP-20.

■ USAGE PRECAUTIONS


- (1) Vccrf, Vprf, Vccif and Vpif must be equal voltage.

 Even if either RF-PLL or IF-PLL is not used, power must be supplied to Vccrf, Vprf, Vccif and Vpif to keep them equal. It is recommended that the non-use PLL is controlled by power saving function.
- (2) To protect against damage by electrostatic discharge, note the following handling precautions :
 - -Store and transport devices in conductive containers.
 - -Use properly grounded workstations, tools, and equipment.
 - -Turn off power before inserting or removing this device into or from a socket.
 - -Protect leads with conductive sheet, when transporting a board mounted device.


■ ORDERING INFORMATION

Part number	Package	Remarks
MB15F72ULPFT	20-pin plastic TSSOP (FPT-20P-M06)	
MB15F72ULPVA	20-pad plastic BCC (LCC-20P-M05)	

■ PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0106 © FUJITSU LIMITED Printed in Japan