

Document Title

## 256Kx18-Bit Synchronous Burst SRAM

Revision History

<u>Rev. No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft	May. 15. 1997	Preliminary
0.1	Modify power down cycle timing & Interleaved read timing, Insert Note 4 at AC timing characteristics. Change IsB1 value from 10mA to 30mA. Change IsB2 value from 10mA to 20mA.	February. 11. 1998	Preliminary
0.2	Change Undershoot spec from -3.0V(pulse width $\leq$ 20ns) to -2.0V(pulse width $\leq$ tCyc/2) Add Overshoot spec 4.6V((pulse width $\leq$ tCyc/2) Change VIH max from 5.5V to VDD+0.5V	April. 14. 1998	Preliminary
0.3	Change IsB2 value from 20mA to 30mA. Change VDD condition from VDD=3.3V+10%/-5% to VDD=3.3V+0.3V/-0.165V.	May 13. 1998	Preliminary
1.0	Final spec Release	May 15. 1998	Final
2.0	Add VDDQ Supply voltage( 2.5V )	Dec. 02. 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



ELECTRONICS

## 256Kx18-Bit Synchronous Burst SRAM

### FEATURES

- Synchronous Operation.
- On-Chip Address Counter.
- Write Self-Timed Cycle.
- On-Chip Address and Control Registers.
- VDD= 3.3V+0.3V/-0.165V Power Supply.
- VDDQ Supply Voltage 3.3V+0.3V/-0.165V for 3.3V I/O or 2.5V+0.4V/-0.125V for 2.5V I/O.
- 5V Tolerant Inputs except I/O Pins.
- Byte Writable Function.
- Global Write Enable Controls a full bus-width write.
- Power Down State via ZZ Signal.
- Asynchronous Output Enable Control.
- ADSP, ADSC, ADV Burst Control Pins.
- LBO Pin allows a choice of either a interleaved burst or a linear burst.
- Three Chip Enables for simple depth expansion with No Data Contention.
- TTL-Level Three-State Output.
- 100-TQFP-1420A

### FAST ACCESS TIMES

PARAMETER	Symbol	-7	-8	-9	Unit
Cycle Time	tCYC	8.5	10	12	ns
Clock Access Time	tCD	7.5	8	9	ns
Output Enable Access Time	toE	3.5	3.5	3.5	ns

### GENERAL DESCRIPTION

The KM718V887 is a 4,718,592 bit Synchronous Static Random Access Memory designed for support zero wait state performance for advanced Pentium/Power PC address pipelining. And with CS1 high, ADSP is blocked to control signal. It is organized as 256K words of 18 bits and integrates address and control registers, a 2-bit burst address counter and high output drive circuitry onto a single integrated circuit for reduced components count implementation of high performance cache RAM applications.


Write cycles are internally self-timed and synchronous.

The self-timed write feature eliminates complex off chip write pulse shaping logic, simplifying the cache design and further reducing the component count.

Burst cycle can be initiated with either the address status processor(ADSP) or address status cache controller(ADSC) inputs. Subsequent burst addresses are generated internally in the system's burst sequence and are controlled by the burst address advance(ADV) input. ZZ pin controls Power Down State and reduces Stand-by current regardless of CLK.


The KM718V887 is implemented in SAMSUNG's high performance CMOS technology and is available in a 100pin TQFP package. Multiple power and ground pins are utilized to minimize ground bounce.

### LOGIC BLOCK DIAGRAM



DQao ~ DQb7

DQP<sub>a</sub>, DQP<sub>b</sub>

**PIN CONFIGURATION(TOP VIEW)****PIN NAME**

SYMBOL	PIN NAME	TQFP PIN NO.	SYMBOL	PIN NAME	TQFP PIN NO.
A0 - A17	Address Inputs	32,33,34,35,36,37, 44,45,46,47,48,49, 50,80,81,82,99,100	VDD Vss N.C.	Power Supply(+3.3V) Ground No Connect	15,41,65,91 17,40,67,90 1,2,3,6,7,14,16,25,28, 29,30,38,39,42,43,51 52,53,56,57,66,75 78,79,95,96 58,59,62,63,68,69,72,73 8,9,12,13,18,19,22,23 74,24 4,11,20,27,54,61,70,77
<u>ADV</u>	Burst Address Advance	83			
<u>ADSP</u>	Address Status Processor	84			
<u>ADSC</u>	Address Status Controller	85			
<u>CLK</u>	Clock	89	DQa0~a7	Data Inputs/Outputs	58,59,62,63,68,69,72,73
<u>CS1</u>	Chip Select	98	DQb0~b7		8,9,12,13,18,19,22,23
<u>CS2</u>	Chip Select	97	DQPa, Pb		74,24
<u>CS2</u>	Chip Select	92	VDDQ	Output Power Supply (2.5V or 3.3V)	4,11,20,27,54,61,70,77
<u>WE<sub>x</sub></u>	Byte Write Inputs	93,94		Output Ground	5,10,21,26,55,60,71,76
<u>OE</u>	Output Enable	86	VSSQ		
<u>GW</u>	Global Write Enable	88			
<u>BW</u>	Byte Write Enable	87			
<u>ZZ</u>	Power Down Input	64			
<u>LBO</u>	Burst Mode Control	31			



**FUNCTION DESCRIPTION**

The KM718V887 is a synchronous SRAM designed to support the burst address accessing sequence of the Pentium and Power PC based microprocessor. All inputs (with the exception of OE, LBO and ZZ) are sampled on rising clock edges. The start and duration of the burst access is controlled by ADSP, ADSC, ADV and Chip Select pins.

When ZZ is pulled HIGH, the SRAM will enter a Power Down State. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM normally operates after 2cycles of wake up time. ZZ pin is pulled down internally.

Read cycles are initiated with ADSP(or ADSC) using the new external address clocked into the on-chip address register when both GW and BW are high or when BW is low and both WEa and WEB are high. When ADSP is sampled low, the chip selects are sampled active, and the output buffer is enabled with OE, the data of cell array accessed by the current address are projected to the output pins.

Write cycles are also initiated with ADSP(or ADSC) and are differentiated into two kinds of operations; All byte write operation and individual byte write operation. All byte write occurs by enabling GW (independent of BW and WEx.), and individual byte write is performed only when GW is High and BW is Low. WEa controls DQa0 ~ DQa7 and DQPb, WEB controls DQb0 ~ DQb7 and DQPb.

CS1 is used to enable the device and conditions internal use of ADSP and is sampled only when a new external address is loaded.

ADV is ignored at the clock edge when ADSP is asserted, but can be sampled on the subsequent clock edges. The address increases internally for the next access of the burst when ADV is sampled low.

Addresses are generated for the burst access as shown below. The starting point of the burst sequence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is low, linear burst sequence is selected. And when this pin is High, Interleaved burst sequence is selected.

**BURST SEQUENCE TABLE**

(Interleaved Burst)

LBO PIN	HIGH	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address ↓		0	0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
		1	0	1	1	0	0	0	1
Fourth Address		1	1	1	0	0	1	0	0

(Linear Burst)

LBO PIN	LOW	Case 1		Case 2		Case 3		Case 4	
		A1	A0	A1	A0	A1	A0	A1	A0
First Address ↓		0	0	0	1	1	0	1	1
		0	1	1	0	1	1	0	0
		1	0	1	1	0	0	0	1
Fourth Address		1	1	0	0	0	1	1	0

Note : 1. LBO pin must be tied to High or Low, and Floating State must not be allowed.

**TRUTH TABLES****ASYNCHRONOUS TRUTH TABLE**

(See Notes 1 and 2):

OPERATION	ZZ	OE	I/O STATUS
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

## Notes

1. X means "Don't Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must be disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does not depend on cycle time.
5. Deselected means power down state of which stand-by current depends on cycle time.



ELECTRONICS

**SYNCHRONOUS TRUTH TABLE**

<u>CS<sub>1</sub></u>	<u>CS<sub>2</sub></u>	<u>CS<sub>2</sub></u>	<u>ADSP</u>	<u>ADSC</u>	<u>ADV</u>	<u>WRITE</u>	<u>CLK</u>	<b>ADDRESS ACCESSED</b>	<b>OPERATION</b>
H	X	X	X	L	X	X	↑	None	Not Selected
L	L	X	L	X	X	X	↑	None	Not Selected
L	X	H	L	X	X	X	↑	None	Not Selected
L	L	X	X	L	X	X	↑	None	Not Selected
L	X	H	X	L	X	X	↑	None	Not Selected
L	H	L	L	X	X	X	↑	External Address	Begin Burst Read Cycle
L	H	L	H	L	X	L	↑	External Address	Begin Burst Write Cycle
L	H	L	H	L	X	H	↑	External Address	Begin Burst Read Cycle
X	X	X	H	H	L	H	↑	Next Address	Continue Burst Read Cycle
H	X	X	X	H	L	H	↑	Next Address	Continue Burst Read Cycle
X	X	X	H	H	L	L	↑	Next Address	Continue Burst Write Cycle
H	X	X	X	H	L	L	↑	Next Address	Continue Burst Write Cycle
X	X	X	H	H	H	H	↑	Current Address	Suspend Burst Read Cycle
H	X	X	X	H	H	H	↑	Current Address	Suspend Burst Read Cycle
X	X	X	H	H	H	L	↑	Current Address	Suspend Burst Write Cycle
H	X	X	X	H	H	L	↑	Current Address	Suspend Burst Write Cycle

**Notes :** 1. X means "Don't Care".

2. The rising edge of clock is symbolized by ↑.

3. WRITE = L means Write operation in WRITE TRUTH TABLE.

WRITE = H means Read operation in WRITE TRUTH TABLE.

4. Operation finally depends on status of asynchronous input pins(ZZ and OE).

**WRITE TRUTH TABLE**

<u>GW</u>	<u>BW</u>	<u>WE<sub>a</sub></u>	<u>WE<sub>b</sub></u>	<b>OPERATION</b>
H	H	X	X	READ
H	L	H	H	READ
H	L	L	H	WRITE BYTE a
H	L	H	L	WRITE BYTE b
H	L	L	L	WRITE ALL BYTES
L	X	X	X	WRITE ALL BYTES

**Notes :** 1. X means "Don't Care".

2. All inputs in this table must meet setup and hold time around the rising edge of CLK(↑).



ELECTRONICS

**ABSOLUTE MAXIMUM RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to Vss	VDD	-0.3 to 4.6	V
Voltage on VDDQ Supply Relative to Vss	VDDQ	VDD	V
Voltage on Input Pin Relative to Vss	VIN	-0.3 to 6.0	V
Voltage on I/O Pin Relative to Vss	VIO	-0.3 to VDDQ+0.5	V
Power Dissipation	PD	1.2	W
Storage Temperature	TSTG	-65 to 150	°C
Operating Temperature	TOPR	0 to 70	°C
Storage Temperature Range Under Bias	TBIAS	-10 to 85	°C

\*Note : Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**OPERATING CONDITIONS at 3.3V I/O ( $0^{\circ}\text{C} \leq \text{TA} \leq 70^{\circ}\text{C}$ )**

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	VDD	3.135	3.3	3.6	V
	VDDQ	3.135	3.3	3.6	V
Ground	VSS	0	0	0	V

**OPERATING CONDITIONS at 2.5V I/O( $0^{\circ}\text{C} \leq \text{TA} \leq 70^{\circ}\text{C}$ )**

PARAMETER	SYMBOL	MIN	Typ.	MAX	UNIT
Supply Voltage	VDD	3.135	3.3	3.6	V
	VDDQ	2.375	2.5	2.9	V
Ground	VSS	0	0	0	V

**CAPACITANCE\*( $\text{TA}=25^{\circ}\text{C}$ ,  $f=1\text{MHz}$ )**

PARAMETER	SYMBOL	TEST CONDI-	MIN	MAX	UNIT
Input Capacitance	CIN	VIN=0V	-	5	pF
Output Capacitance	COUT	VOUT=0V	-	8	pF

\*Note : Sampled not 100% tested.



ELECTRONICS

**DC ELECTRICAL CHARACTERISTICS**( $T_A=0$  to  $70^\circ\text{C}$ ,  $V_{DD}=3.3\text{V}+0.3\text{V}/-0.165\text{V}$ )


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
Input Leakage Current(except ZZ)	I <sub>IL</sub>	$V_{DD}=\text{Max}$ ; $V_{IN}=V_{SS}$ to $V_{DD}$	-2	2	µA
Output Leakage Current	I <sub>OL</sub>	Output Disabled, $V_{OUT}=V_{SS}$ to $V_{DDQ}$	-2	2	µA
Operating Current	I <sub>CC</sub>	Device Selected, $I_{OUT}=0\text{mA}$ , $ZZ \leq V_{IL}$ , All Inputs= $V_{IL}$ or $V_{IH}$ Cycle Time $\geq t_{CYC}$ Min	-7	-	350
			-8	-	325
			-9	-	300
Standby Current	I <sub>SB</sub>	Device deselected, $I_{OUT}=0\text{mA}$ , $ZZ \leq V_{IL}$ , $f=\text{Max}$ , All Inputs $\leq 0.2\text{V}$ or $\geq V_{DD}-0.2\text{V}$	-7	-	100
			-8	-	90
			-9	-	80
Standby Current	I <sub>SB1</sub>	Device deselected, $I_{OUT}=0\text{mA}$ , $ZZ \leq 0.2\text{V}$ , $f=0$ , All Inputs=fixed ( $V_{DD}-0.2\text{V}$ or $0.2\text{V}$ )	-	30	mA
	I <sub>SB2</sub>	Device deselected, $I_{OUT}=0\text{mA}$ , $ZZ \geq V_{DD}-0.2\text{V}$ , $f=\text{Max}$ , All Inputs $\leq V_{IL}$ or $\geq V_{IH}$	-	30	mA
Output Low Voltage(3.3V I/O)	V <sub>OL</sub>	$I_{OL} = 8.0\text{mA}$	-	0.4	V
Output High Voltage(3.3V I/O)	V <sub>OH</sub>	$I_{OH} = -4.0\text{mA}$	2.4	-	V
Output Low Voltage(2.5V I/O)	V <sub>OL</sub>	$I_{OL} = 1.0\text{mA}$	-	0.4	V
Output High Voltage(2.5V I/O)	V <sub>OH</sub>	$I_{OH} = -1.0\text{mA}$	2.0	-	V
Input Low Voltage(3.3V I/O)	V <sub>IL</sub>		-0.5*	0.8	V
Input High Voltage(3.3V I/O)	V <sub>IH</sub>		2.0	$V_{DD}+0.5^{**}$	V
Input Low Voltage(2.5V I/O)	V <sub>IL</sub>		-0.3*	0.7	V
Input High Voltage(2.5V I/O)	V <sub>IH</sub>		1.7	$V_{DD}+0.5^{**}$	V

\*  $V_{IL}(\text{Min})=-2.0$ (Pulse Width  $\leq t_{CYC}/2$ )\*\*  $V_{IH}(\text{Max})=4.6$ (Pulse Width  $\leq t_{CYC}/2$ )\*\* In Case of I/O Pins, the Max.  $V_{IH}=V_{DDQ}+0.5\text{V}$ **TEST CONDITIONS** $(V_{DD}=3.3\text{V}+0.3\text{V}/-0.165\text{V}, V_{DDQ}=3.3\text{V}+0.3\text{V}/-0.165\text{V}$  or  $V_{DD}=3.3\text{V}+0.3\text{V}/-0.165\text{V}, V_{DDQ}=2.5\text{V}+0.4\text{V}/-0.125\text{V}$ ,  $T_A=0$  to  $70^\circ\text{C}$ )

PARAMETER	VALUE
Input Pulse Level(for 3.3V I/O)	0 to 3V
Input Pulse Level(for 2.5V I/O)	0 to 2.5V
Input Rise and Fall Time(Measured at 0.3V and 2.7V for 3.3V I/O)	2ns
Input Rise and Fall Time(Measured at 0.3V and 2.1V for 2.5V I/O)	2ns
Input and Output Timing Reference Levels for 3.3V I/O	1.5V
Input and Output Timing Reference Levels for 2.5V I/O	$V_{DDQ}/2$
Output Load	See Fig. 1



ELECTRONICS



\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance


Fig. 1

#### AC TIMING CHARACTERISTICS ( $T_A=0$ to $70^\circ\text{C}$ , $V_{DD}=3.3\text{V}+0.3\text{V}/-0.165\text{V}$ )

PARAMETER	SYMBOL	KM718V887-7		KM718V887-8		KM718V887-9		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Cycle Time	t <sub>CYC</sub>	8.5	-	10	-	12	-	ns
Clock Access Time	t <sub>CD</sub>	-	7.5	-	8	-	9	ns
Output Enable to Data Valid	t <sub>OE</sub>	-	3.5	-	3.5	-	3.5	ns
Clock High to Output Low-Z	t <sub>LZC</sub>	0	-	0	-	0	-	ns
Output Hold from Clock High	t <sub>OH</sub>	2	-	2	-	2	-	ns
Output Enable Low to Output Low-Z	t <sub>LZOE</sub>	0	-	0	-	0	-	ns
Output Enable High to Output High-Z	t <sub>HZOE</sub>	-	3.5	-	3.5	-	3.5	ns
Clock High to Output High-Z	t <sub>HZC</sub>	2	3.5	2	3.5	2	3.5	ns
Clock High Pulse Width	t <sub>CH</sub>	3	-	4	-	4.5	-	ns
Clock Low Pulse Width	t <sub>CL</sub>	3	-	4	-	4.5	-	ns
Address Setup to Clock High	t <sub>AS</sub>	2.0	-	2.0	-	2.0	-	ns
Address Status Setup to Clock High	t <sub>sS</sub>	2.0	-	2.0	-	2.0	-	ns
Data Setup to Clock High	t <sub>DS</sub>	2.0	-	2.0	-	2.0	-	ns
Write Setup to Clock High(GW, BW, WEx)	t <sub>WS</sub>	2.0	-	2.0	-	2.0	-	ns
Address Advance Setup to Clock High	t <sub>ADVS</sub>	2.0	-	2.0	-	2.0	-	ns
Chip Select Setup to Clock High	t <sub>CSS</sub>	2.0	-	2.0	-	2.0	-	ns
Address Hold from Clock High	t <sub>AH</sub>	0.5	-	0.5	-	0.5	-	ns
Address Status Hold from Clock High	t <sub>SH</sub>	0.5	-	0.5	-	0.5	-	ns
Data Hold from Clock High	t <sub>DH</sub>	0.5	-	0.5	-	0.5	-	ns
Write Hold from Clock High(GW, BW, WEx)	t <sub>WH</sub>	0.5	-	0.5	-	0.5	-	ns
Address Advance Hold from Clock High	t <sub>ADVH</sub>	0.5	-	0.5	-	0.5	-	ns
Chip Select Hold from Clock High	t <sub>CSH</sub>	0.5	-	0.5	-	0.5	-	ns
ZZ High to Power Down	t <sub>PDS</sub>	2	-	2	-	2	-	cycle
ZZ Low to Power Up	t <sub>PUS</sub>	2	-	2	-	2	-	cycle

- Notes : 1. All address inputs must meet the specified setup and hold times for all rising clock edges whenever ADSC and/or ADSP is sampled low and CS is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.  
 2. Both chip selects must be active whenever ADSC or ADSP is sampled low in order for this device to remain enabled.  
 3. ADSC or ADSP must not be asserted for at least 2 Clock after leaving ZZ state.  
 4. At any given voltage and temperature, t<sub>HZC</sub> is less than t<sub>LZC</sub>.


## TIMING WAVEFORM OF READ CYCLE




NOTES :  $\overline{\text{WRITE}} = \text{L}$  means  $\overline{\text{GW}} = \text{L}$ , or  $\overline{\text{GW}} = \text{H}$ ,  $\overline{\text{BW}} = \text{L}$ ,  $\overline{\text{WE}} = \text{L}$   
 $\overline{\text{CS}} = \text{L}$  means  $\overline{\text{CS}_1} = \text{L}$ ,  $\text{CS}_2 = \text{H}$  and  $\overline{\text{CS}_2} = \text{L}$   
 $\overline{\text{CS}} = \text{H}$  means  $\overline{\text{CS}_1} = \text{H}$ , or  $\overline{\text{CS}_1} = \text{L}$  and  $\overline{\text{CS}_2} = \text{H}$ , or  $\overline{\text{CS}_1} = \text{L}$ , and  $\overline{\text{CS}_2} = \text{L}$


□ Don't Care  
 Undefined


## TIMING WAVEFORM OF WRITE CYCLE




**TIMING WAVEFORM OF COMBINATION READ/WRTE CYCLE( $\overline{ADSP}$  CONTROLLED,  $\overline{ADSC}=\text{HIGH}$ )**

□ Don't Care  
☒ Undefined

TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSC CONTROLLED, ADSP=HIGH)


**TIMING WAVEFORM OF SINGLE READ/WRITE CYCLE(ADSP CONTROLLED, ADSC=HIGH)**

## TIMING WAVEFORM OF POWER DOWN CYCLE




**APPLICATION INFORMATION****DEPTH EXPANSION**

The Samsung 256Kx18 Synchronous Burst SRAM has two additional chip selects for simple depth expansion. This permits easy secondary cache upgrades from 256K depth to 512K depth without extra logic.

**INTERLEAVE READ TIMING** (Refer to non-interleave write timing for interleave write timing)

(ADSP CONTROLLED , ADSC=HIGH)



\*Notes : n = 14 32K depth, 15 64K depth, 16 128K depth, 17 256K depth

Don't Care  Undefined



ELECTRONICS

## PACKAGE DIMENSIONS

100-TQFP-1420A

Units:mmillimeters/inches

