

# **IDT79RC32334 and IDT79RC32332 Integrated Communications** Processors

(Y Revision)

# **RISCore™ 32300 Family**

# MM. Data She at the second sec **User Reference Manual**

June 2002

2975 Stender Way, Santa Clara, California 95054 Telephone: (800) 345-7015 • TWX: 910-338-2070 • FAX: (408) 330-1748 Printed in U.S.A. ©2001 Integrated Device Technology, Inc.

#### GENERAL DISCLAIMER

Integrated Device Technology, Inc. reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. IDT does not assume any responsibility for use of any circuitry described other than the circuitry embodied in an IDT product. The Company makes no representations that circuitry described herein is free from patent infringement or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent, patent rights or other rights, of Integrated Device Technology, Inc.

#### CODE DISCLAIMER

Code examples provided by IDT are for illustrative purposes only and should not be relied upon for developing applications. Any use of the code examples below is completely at your own risk. IDT MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND CONCERNING THE NONINFRINGEMENT, QUALITY, SAFETY OR SUITABILITY OF THE CODE, EITHER EXPRESS OR IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICU-LAR PURPOSE, OR NON-INFRINGEMENT. FURTHER, IDT MAKES NO REPRESENTATIONS OR WARRANTIES AS TO THE TRUTH, ACCURACY OR COMPLETENESS OF ANY STATEMENTS, INFORMATION OR MATERIALS CONCERNING CODE EXAMPLES CONTAINED IN ANY IDT PUBLICATION OR PUBLIC DISCLOSURE OR THAT IS CONTAINED ON ANY IDT INTERNET SITE. IN NO EVENT WILL IDT BE LIABLE FOR ANY DIRECT, CONSEQUENTIAL, INCIDENTAL, INDIRECT, PUNITIVE OR SPECIAL DAMAGES, HOWEVER THEY MAY ARISE, AND EVEN IF IDT HAS BEEN PREVIOUSLY ADVISED ABOUT THE POSSIBILITY OF SUCH DAMAGES. The code examples also may be subject to United States export control laws and may be subject to the export or import laws of other countries and it is your responsibility to comply with any applicable laws or regulations.

#### LIFE SUPPORT POLICY

Integrated Device Technology's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the manufacturer and an officer of IDT.

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body or (b) support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any components of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The IDT logo, Dualsync, Dualasnyc and ZBT are registered trademarks of Integrated Device Technology, Inc. IDT, QDR, RisController, RISCore, RC3041, RC3051, RC3052, RC3052, RC30541, RC32134, RC32332, RC32334, RC32355, RC32364, RC36100, RC4700, RC4640, RC64145, RC4650, RC5000, RC64474, RC64475, SARAM, Smart ZBT, SuperSync, SwitchStar, Terasync, Teraclock, are trademarks of Integrated Device Technology, Inc.

Powering What's Next and Enabling A Digitally Connected World are service marks of Integrated Device Technology, Inc. Q, QSI, SynchroSwitch and Turboclock are registered trademarks of Quality Semiconductor, a wholly-owned subsidiary of Integrated Device Technology, Inc.





#### Introduction

This user reference manual includes hardware and software information on the RC32334 (Y revision)<sup>1</sup>, a high performance integrated processor that combines a high performance 32-bit CPU core with system logic to provide direct connection to boot memory, main memory, I/O, and PCI. It also includes on-chip peripherals such as DMA channels, reset circuitry, interrupts, timers, and UARTs.

This is also the user reference manual for the RC32332 (Y revision) integrated processor. The information herein generally refers explicitly only to the RC32334 but is applicable to the RC32332 unless noted otherwise. Differences between the RC32334 and the RC32332 are identified in Appendix G.

#### **Additional Information**

Information not included in this manual such as mechanicals, package pin-outs, and electrical characteristics can be found in the data sheet for this device, which is available from the IDT website (www.idt.com) as well as through your local IDT sales representative.

#### **Content Summary**

Chapter 1, "RC32334 Device Overview," provides a complete introduction to the performance capabilities of the RC32334. Included in this chapter is a summary of features for the device as well as a system block diagram and internal register maps.

Chapter 2, "RC32300 CPU Core," describes the features of the RC32300 CPU core.

Chapter 3, "CPU Instruction Set Overview," presents a general overview on the three CPU instruction formats as well as the computational instructions of the MIPS architecture. Instruction set summary tables are also provided.

**Chapter 4, "CPU Pipeline Architecture,"** discusses pipeline features as well as interlock and exception handling of the device's RISCore<sup>™</sup> 32300.

**Chapter 5, "Memory Management,"** contains a discussion on the virtual-to-physical address translation technique, TLB management, and operation modes for the RC32334. Register formats and field description tables are also provided in this chapter.

**Chapter 6, "CPU Exception Processing,"** defines and describes the various exception types and handling processes for the RC32334. Also provided in this chapter are the CPO register formats, their field descriptions, and general exception handling flowcharts.

Chapter 7, "Cache Organization, Operation, and Coherency," includes a general discussion on the operation of cache as well as the more specific cache attributes of the RC32334. Flowcharts and various diagrams are provided to clarify the concepts discussed in this chapter.

Chapter 8, "RC32334 Internal Bus," presents a general overview of the RC32334's internal bus that provides a connection to internal peripherals and controllers.

Chapter 9, "External Local Bus Interface," presents a general overview of the RC32334's system bus that provides an easy connection to main memory and to peripherals.

**Chapter 10, "Memory Controller,"** provides a functional overview on the CPU core, DMA or PCI bridge generated transactions. A block diagram, register maps, signal description table, and timing diagrams for various read and write operations are also included.

<sup>&</sup>lt;sup>1.</sup> For information on an earlier user manual that covers the Z revision, contact your IDT sales representative.

read and write transactions.

#### **Notes**

**Content Summary** 

Chapter 12, "PCI Interface Controller," contains descriptions of the PCI host/satellite modes and master/target operations supported in the RC32334. Register maps and register field definitions are included.

**Chapter 13**, "**DMA Controllers**," includes descriptions on the four general purpose DMA channels and the transfer operations supported. Byte swapping between big- and little-endian is also discussed and includes examples.

Chapter 14, "Expansion Interrupt Controller," provides a functional and operational overview on this controller. This chapter includes a block diagram, signal definitions and register mapping tables for each of the 14 groups supported.

Chapter 15, "Programmable I/O (PIO) Controller," provides the signal descriptions, register mapping and programming information on the software programmable options of the RC32334's 15 peripheral pins.

**Chapter 16, "Timer Controller,"** provides a user overview on the functions of the RC32334's nine onchip timers. A block diagram, signal definitions and register maps are included.

Chapter 17, "UART Controller," describes the operation of the two 16550 compatible UARTs available on the RC32334. Register maps and descriptions are included.

Chapter 18, "Serial Peripheral Interface," describes the properties and operations of this interface to low-cost serial peripherals.

Chapter 19, "Clocking, Reset, and Initialization," provides a description of the clock signals that are used on the RC32334 processor and includes a discussion on the basic system clocks and system timing parameters. This chapter also provides a brief explanation on the power reduction modes for this device and a description of the RC32334 initialization and reset registers.

Chapter 20, "JTAG Boundary Scan," introduces the standard JTAG interface used for board-level debugging. A description on the Test Access Port (TAP) interface and TAP controller state assignments is also included.

Chapter 21, "EJTAG (In-circuit Emulator) Interface," describes the Debug Support Unit (DSU). It covers the debug instructions added to the MIPS II ISA instruction set as well as support functions and registers for debugging.

Appendix A, "RC32300 CPU Core Enhancements to MIPS II ISA," discusses in detail architectural enhancements to the MIPS II ISA.

Appendix B, "Opcode Map," provides an opcode map.

Appendix C, "The Timing of Cache Operations," provides a table for primary data cache operations and a table for primary instruction cache operations, as well as caveats about cache operations.

Appendix D, "RC32334/RC32332 Standby Mode Operation," discusses power reduction, in particular, the "Wait" instruction and the standby mode that follows this instruction.

Appendix E, "Coprocessor 0 Hazards," identifies the RC32334 CP0 hazards.

Appendix F, "Integer Multiply Scheduling," discusses integer multiply performance, defines instructions, and summarizes integer multiply and divide performance.

Appendix G, "RC32332 Differences," identifies the differences between the RC32334 and the RC32332.

#### **Revision History**

November 15, 2000: Initial publication.

**February 5, 2001**: In Chapter 12, separated PCI CPU Memory and I/O Space 1 Base Register section into two sections, one dealing with CPU Memory and the other with CPU I/O, and changed bit description to reflect CPU I/O Base uses [23:20] instead of [31:28].

**February 26, 2001**: Changed alternate function for uart\_tx[0] from PIO[3] to PIO[1] in Table 1.2 and G.4. In Chapter 15, clarified that timer\_tc\_n[0] is not present in the RC32332 and added a reference in the Signal Definitions section to Tables G.2 and G.3. In Appendix G, added two tables (G.2 and G.3) to highlight the differences in PIO pin name assignments between the RC32334 and RC32332.

**April 2, 2001**: Made the following changes in Chapter 18: added system clock formula under Serial Peripheral Clock Register section; removed "active" from description for bit 2 in table 18.4; changed SPSE register to SPSR register in Table 18.6; in Master Programming Example, item 1, changed formula in parentheses to 3.7 MHz (67/ [(8+1) \* 2]); in Master Programming Example, item 2, changed formula in parentheses to 3.7 / 2 = 1.85 MHz.

**May 17, 2001**: Table 17.6, "Interrupt Identity Register Fields and Descriptions," has been revised to show that for bits 3:1 (Current Interrupt field) the value 111 has the same status and priority level as the value 011. Also, in Table 11.2, under SDRAM Organization column, 2nd category from the bottom, the data now reads "2 Mb x 16 x 4 banks" instead of "4 Mb x 16 x 4 banks." Finally, in Table 11.6, for bit 28 (SDRAM Bank Size field), the value descriptions now omit any reference to 16M-bit and 64M-bit. These references were confusing because the RC32334 and RC32332 devices also support 128M-bit SDRAMs.

July 26, 2001: In Chapter 10, the bit address for mem\_addr[25:2] was changed from 40000 to 3C00000 in Figures 10.6 through 10.30.

June 4, 2002: Made the following changes based on the introduction of Y silicon: Chapter 8, Internal Bus—changes in bit 7 description in Table 8.12, changes in Table 8.13. Chapter 11, SDRAM Controller—added more SDRAM address multiplexing and control registers (SDRAM Secondary Control), changes to Tables 11.1 and 11.2, changes in SDRAM Initialization section. Chapter 12, PCI Interface—added CPU to PCI and PCI to CPU mapping diagrams, new Memory/IO Space Base register and PCI Memory/IO Base Address registers, Target FIFOs are 16 words deep, added PCI Target Control Register and New Feature sections, added additional fields in PCI Arbitration Register (Table 12.15), added 2 new base address registers, revised Tables 12.1, 12.7, and 12.12, changed Reset for System Identification Number from 00h to 01h (Table 12.24). Chapter 13, DMA Controllers—added New Feature Configuration register, added SDRAM to PCI Arbitration Algorithm field, and revised function description for interrupt\_n[3] and n[4] pins in Table 13.3. PIO chapter—added New Feature Register. Clocking, Reset and Initialization chapter—revised description in first row of Table 19.1.



## **Table of Contents**

Notes

#### About This Manual

Introduction	Í
Content Summary	i
Revision Historyii	i

#### 1 RC32334 Device Overview

Verview	
Foreword	1-1
Introduction	1-1
Block Diagram	1-1
Documentation Conventions and Definitions	
Signal Terminology	
List of Features	1-3
System Block Diagram	1-4
System Overview	1-4
Pin Description Table — RC32334	1-6
Pin Description Table — RC32332	1-13
Logic Diagram — RC32334	1-19
Logic Diagram — RC32332	1-20
Typical RC32334 Memory Map	1-21
RC32334 Internal Register Map Addresses and	
Definitions	1-21
BIU Control Registers	
Base Address and Base Mask Registers	
Memory Control Registers	
DRAM Memory Controller Registers	
Expansion Interrupt Registers	
Programmable I/O Registers Timer Controller Registers	
UART Control Registers	
Serial Peripheral Interface Registers	
DMA Control Registers	
PCI Interface Control Registers	

#### 2 RC32300 CPU Core

Introduction	2-1
Performance Overview	2-1
RC32300 CPU Core Features	2-1
RC32300 CPU Overview	2-2
CPU Registers	2-2
Configuration	2-3
CP0 Considerations	2-4

2-4
2-4
2-4
2-4

#### 3 CPU Instruction Set Overview

Introduction	3-1
CPU Instruction Formats	3-1
Load and Store Instructions (I-type)	3-2
Scheduling a Load Delay Slot	
Defining Access Types	3-2
Computational Instructions (R-type and I-type)	3-3
Operations with 32-bit Operands	3-3
Cycle Timing for Multiply and Divide Instructions	3-3
Jump & Branch Instructions (J-type and R-type)	
Overview of Jump Instructions	3-3
Overview of Branch Instructions	3-4
Special Instructions (R-type)	3-4
Exception Instructions	3-4
Coprocessor Instructions (I-type)	3-4
Summary of CPU Supported Instruction Sets	3-4

#### 4 CPU Pipeline Architecture

Introduction	4-1
CPU Pipeline Stages	4-1
1I - Instruction Fetch, Phase One	4-2
2I - Instruction Fetch, Phase Two	4-2
1R - Register Fetch, Phase One	4-2
2R - Register Fetch, Phase Two	4-2
1A - Execution, Phase One	4-2
2A - Execution, Phase Two	4-2
1D - Data Fetch, Phase One	
2D - Data Fetch, Phase Two	
1W - Write Back, Phase One	
2W - Write Back, Phase Two	4-3
Branch Delay	4-3
Load Delay	4-4
Interlock and Exception Handling	4-4
Exception Conditions	
Stall Conditions	4-5
Slip Conditions	4-6

#### 5 Memory Management

Introduction	5-1
Virtual-to-Physical Address Translation	5-1
TLB Management	5-2

	MMU Register Descriptions	5-3
	Index Register (0)	5-3
	Random Register (1)	5-4
	EntryLo0 (2), and EntryLo1 (3) Registers	
	Context Register (4)	
	PageMask Register (5)	5-6
	Wired Register (6)	
	Bad Virtual Address Register (BadVAddr) (8)	5-7
	EntryHi Register (10)	5-8
	Kernel/User Operating Modes and Addressing	5-8
	User Mode	5-8
	Kernel Mode	5-9
6	CPU Exception Processing	
U		6.4
	Introduction	
	Exception Processing Registers	
	Count Register (9)	
	Compare Register (11)	
	Status Register (12)	
	Status Register Modes and Access States	
	Cause Register (13)	
	Exception Program Counter (EPC) Register (14)	
	Processor Revision Identifier (PRId) Register (15)	
	Config Register (16)	
	IWatch Register (18)	
	DWatch Register (19)	
	Debug Exception Program Counter (DebugEPC) Register (23)	
	Debug Register (24)	
	Error Checking and Correcting (ECC) Register (26)	
	Cache Error (CacheErr) Register (27)	
	TagLo Register (28)	
	Error Exception Program Counter (Error EPC) Register (30)	
	Processor Exceptions	
	Exception Types	
	General Exception Process	
	Priority of Exceptions	
	Exception Vector Locations	
	Reset Exception	
	Debug Exception	
	Soft Reset Exception	
	Nonmaskable Interrupt (NMI) Exception	
	Address Error Exception	
	TLB Exceptions	
	TLB Refill Exception	
	TLB Invalid Exception	
	TLB Modified Exception	
	Bus Error Exception	
	Integer Overflow Exception	
	Trap Exception	

	System Call Exception	6-20
	Breakpoint Exception	
	Reserved Instruction Exception	
	Coprocessor Unusable Exception	
	Interrupt Exception	6-21
	DWatch Exception	6-22
	IWatch Exception	6-22
	Exception Handling and Servicing Flowcharts	6-22
7	Cache Organization, Operation, and Coherency	
	Introduction	7-1
	Cache Operation Overview	7-1
	RC32334 Cache Description	7-2
	RC32334 Cache Attributes	7-2
	Cache Organization and Accessibility	7-2
	Organization of the Primary Instruction Cache (I-Cache)	7-2
	Organization of the Primary Data Cache (D-Cache)	7-3
	Accessing the Primary Caches	7-5
	Primary Cache States	7-6
	Primary Cache States	7-6
	Cache Line Ownership	7-6
	Cache Write Policy	7-7
	Store Buffer	7-7
	Cache Replacement Policy	7-7
	Cache Initialization	7-8
	Cache Locking	7-8
	When to use Cache Locking	7-8
	Example: Data Cache Locking	7-8
	Example: Instruction Cache Locking	7-9
0	RC32334 Internal Bus	
0		<b>0</b> 4
	List of Features for RC32300 CPU Bus	
	Block Diagram	
	Functional Overview	8-2
	Address Module	
	Address Incrementer	8-2
	Address MUX	
	Address Decode	
	Data Module	
	CPU Read/Write Operations	8-3
	DMA Read/Write Operations	
	Arbitration	8-4
	Memory Port Sizing	8-4
	Bus Turnaround (BTA) Register	8-4
	Watchdog Timer	8-5

Bus Time-Out Counters	8-5
Bus Error Timers	8-5
Register Descriptions	8-5
Interface Control Registers	8-6
CPU Port-Width Control Register: Virtual Address 0xFFFF_E200	8-6
CPU Bus Turnaround (BTA) Control Register: Virtual Address 0xFFF_E204	8-8
CPU Bus Error Address Register (Read Only): Virtual Address 0xFFF_E208	8-9
BTA Control Register	8-9
Address Latch Timing Register	8-11
Arbitration Register	8-12
BusError Control Register	8-12
BusError Address Register	8-12
SysID Register	8-14

#### 9 External Local Bus Interface

Introduction	9-1
Operation	9-1
Variable Port-Width Interface	9-2
Debug Signals	9-4

#### 10 Memory Controller

Introduction	. 10-1
List of Features	.10-1
Block Diagram	.10-1
Functional Overview	.10-2
Memory Controller Operation	. 10-2
Integrated Processor Generated Transactions	
DMA Controller or PCI Bridge Generated Transactions	
Chip Selects	
Transceiver Control Interface	
Using 8- or 16-bit Boot PROMs	. 10-3
Wait-State Generator (WSG)	. 10-4
Address Decoding	.10-4
Memory Type and Port-Width Size Support	. 10-5
Port-Width Size	. 10-6
I/O Width Support	. 10-7
Programmable Wait-State Generator	. 10-7
External Wait-State Behavior	. 10-7
Bus Error Recovery	. 10-8
Signal Descriptions	.10-8
Register Definitions	. 10-9
Memory MSB Base Address Register for Banks 1:0	10-10
Memory MSB Bank Mask Registers for Banks 1:0	10-10
Memory Control Register for Banks 5:0	10-11
Timing Diagrams	0.40

#### 11 Synchronous DRAM Controller

Introduction	11-1
Features	11-1
SDRAM Enhancements in Y Silicon Revision	11-1
Block Diagram	11-3
Functional Overview	11-3
Base Address Decoding	11-7
Page Row Comparators	11-7
Burst Support	11-7
RAS/CAS Address MUX	11-8
Refresh Timer	11-8
Error Recovery	11-8
SDRAM Initialization	11-8
Register Definitions	11-9
SDRAM Control Registers	11-10
SDRAM Primary Control Register	
SDRAM Secondary Control Register	11-13
Timing Diagrams	11-15
SODIMM	11-21
SODIMM Configuration	11-21
SDRAM SODIMM Even Bank Non-Page Word Read	11-21
SDRAM SODIMM Odd Bank Non-Page Word Read	11-22
SDRAM SODIMM Refresh	11-23
output_clk Usage	11-23

#### 12 PCI Interface Controller

Introduction	
Features	
PCI Interface Enhancements in Y Silicon Revision	
Functional Overview	
Memory Mapping	
RC32334 PCI Bus Target Operation	
RC32334 PCI Bus Master Operation	
RC32334 PCI Bus Target Operation	
PCI Satellite Mode	
PCI Commands Supported	
PCI Configuration Register Access	
PCI Polling Error Handling	
PCI Interrupts	12-11
Signal Definitions	
Register Definitions	
PCI Controller Interrupt Pending Register 11	
CPU to PCI Mailbox Interrupt Pending Register 12	
PCI to CPU Mailbox Interrupt Pending Register 13	
PCI Memory Space [1,2,3] Base Register	
PCI I/O Base Register	
New Feature Register	

Notes	PCI Target Control Register	
10163	PCI Arbitration Register	
	PCI to CPU Memory/IO Space [1,2,3,4] Base Registers	
	PCI Configuration Address Register	
	PCI Configuration Data Register	
	RC32334 PCI Configuration Registers	
	Vendor ID Register	
	Device ID Register	
	PCI Command Register	
	PCI Status Register	
	Device Revision Identification Register	
	Class Code Register	
	Cacheline Size	
	Master Latency Timer Register	
	Header Type	
	BIST	
	PCI Memory/IO Base Address [1,2,3,4] Registers	
	Subsystem Vendor ID	
	Subsystem ID	
	Interrupt Line Register	
	Interrupt Pin Register	
	MIN_GNT Register	
	MAX_LAT Register	
	TRDY Timeout Value	
	Retry Timeout Value	
	13 DMA Controllers	
	Introduction	
	Introduction List of Features	13
	Introduction List of Features DMA Enhancements in Y Silicon Revision	13 13
	Introduction List of Features	13 13
	Introduction List of Features DMA Enhancements in Y Silicon Revision	
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram	13 
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram DMA Operations	13 
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram DMA Operations Endianness Swapping.	
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram DMA Operations Endianness Swapping. DMA Transfer Modes.	
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram DMA Operations Endianness Swapping DMA Transfer Modes DMA Transfer Operations	13 13 13 13 13 13 13 13 13 13 13 13 13
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram DMA Operations Endianness Swapping DMA Transfer Modes DMA Transfer Operations Last Partial Word Transfers	
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram DMA Operations Endianness Swapping DMA Transfer Modes DMA Transfer Operations Last Partial Word Transfers Transfer Restrictions	13 13 13 13 13 13 13 13 13 13 13 13 13 1
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram DMA Operations Endianness Swapping. DMA Transfer Modes DMA Transfer Modes Last Partial Word Transfers Transfer Restrictions DMA Arbitration Methods DMA Access	
	Introduction List of Features	13 13 13 13 13 13 13 13 13 13 13 13 13 1
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram DMA Operations Endianness Swapping. DMA Transfer Modes DMA Transfer Modes Last Partial Word Transfers Transfer Restrictions DMA Arbitration Methods DMA Access	13 13 13 13 13 13 13 13 13 13
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram DMA Operations Endianness Swapping DMA Transfer Modes DMA Transfer Operations Last Partial Word Transfers Transfer Restrictions DMA Arbitration Methods DMA Access Signal Definitions DMA Ready	13 13 13 13 13 13 13 13 13 13
	Introduction List of Features	13 13 13 13 13 13 13 13 13 13
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram DMA Operations Endianness Swapping DMA Transfer Modes DMA Transfer Operations Last Partial Word Transfers Transfer Restrictions DMA Arbitration Methods DMA Access Signal Definitions DMA Ready DMA Interrupt Signals Restarting DMA Channels	13.         1
	Introduction List of Features	13. 13. 13. 13. 13. 13. 13. 13. 13. 13.
	Introduction List of Features DMA Enhancements in Y Silicon Revision Block Diagram DMA Operations Endianness Swapping. DMA Transfer Modes DMA Transfer Operations Last Partial Word Transfers Transfer Restrictions DMA Arbitration Methods. DMA Access. Signal Definitions DMA Ready DMA Ready DMA Done Internal DMA Interrupt Signals Restarting DMA Channels. Register Mapping and Descriptions Configuration Register	13         13
	Introduction List of Features	13         13

Source Address Register	
Destination Address Register	
Next Descriptor Address Register	
Status Register	
Timing Diagrams	

#### 14 Expansion Interrupt Controller

Introduction	14-1
Features	14-1
Block Diagram	14-1
Operational Overview	14-2
signal Definitions	
Registers and Address Mapping	
Interrupt Pending Register	
Interrupt Mask Register	
Interrupt Clear Register	
Register Group Settings	
Register Group 0 Settings	
Register Group 1 Settings	
Register Group 2 Settings	
Register Group 3 Settings	
Register Group 4 Settings	
Register Group 5 Settings	
Register Group 6 Settings	
Register Group 7 Settings	14-9
Register Group 8 Settings	14-9
Register Group 9 Settings	14-9
Register Group 10 Settings	14-9
Register Group 11 Settings	14-9
Register Group 12 Settings	
Register Group 13 Settings	
Register Group 14 Settings	
Timing Diagrams	
RC32334 Interrupt Flow	14-13
1. Initialize Interrupts	14-13
2. Wait for Interrupt	
3. Software Interrupt Service Routine (ISR)	
Optional Algorithm for Priority Interrupts	
Optional Algorithm for Non-Prioritized Interrupts	14-13

#### 15 Programmable I/O (PIO) Controller

Introduction	15-1
Features	15-1
Overview	15-1
Block Diagram	15-2

Performing Initialization Programming	
Signal Definitions	15-3
Register Mapping and Definitions	
PIO Data Register 0	15-5
PIO Data Register 1	
PIO Direction Register 0	
PIO Direction Register 1	
PIO Function Select Register 0	
PIO Function Select Register 1	
New Feature Register	15-11
Timing Diagrams	

#### 16 Timer Controller

Introduction	16-1
Features	
Block Diagram	
Overview	
Signal Definitions	
Register Mapping	
Timer Control Register Description	
Timer Count Register	
Timer Compare Register	
Timing Diagrams	16-6

#### 17 UART Controller

Introduction	17-1
Block Diagram	17-1
Overview	17-2
UART Operation	17-3
User Interrupts	17-3
Signal Definitions	17-3
UART 0&1 Registers	17-4
UART 0 Registers	
UART 1 Registers	
Receive Buffer Register (RBR)	
Transmit Buffer Register (TBR)	
Interrupt Enable Register (IER)	
Divisor Latch Least Register (DLL)	
Divisor Latch Most Register (DLM)	
Interrupt Identity Register (IIR)	17-6
Buffer Control Register (BCR)	17-8
Line Control Register (LCR)	17-9
Modem Control Register (MCR)	17-9
Line Status Register (LSR)	17-10
Modem Status Register (MSR)	17-11
Scratch Register (SCR)	17-12
Reset Register (RR)	17-12
Timing Diagram	17-12

Notes
-------

#### 18 Serial Peripheral Interface

Introduction	
Signal Descriptions	
SPI Data Setup/Hold and Delay Timing	
SPI Setup and Register Descriptions	
SPI Interrupt Description	
Serial Peripheral Clock Register (SPCNT)	
Serial Peripheral Control Register (SPCNTL)	
Serial Peripheral Status Register (SPSR)	
Serial Peripheral Data I/O Register (SPDR)	
Interface to SPI Serial E2PROMs by ATMEL (AT25128)	
Master Programming Example	
Timing Diagrams	

#### 19 Clocking, Reset, and Initialization

Introduction	19-1
Signal Terminology	19-1
Basic System Clocks	
Cpu_masterclk	
Phase-Locked Loop (PLL) Operation	
PLL Analog Power Filtering	19-3
Reset Function	
Reset and Initialization Interface	
Boot-Mode Configuration Settings	
-	
Reset of On-chip System Controller Logic	
	Introduction

#### 20 JTAG Boundary Scan

Introduction	20-1
System Logic TAP Controller Overview	20-2
Signal Definitions	
Test Data Register (DR)	
Boundary Scan Registers	20-3
Instruction Register (IR)	20-5
Extest	
Sample/Preload	20-6
Bypass	20-6
Clamp	20-7
DeviceID	20-7
Validate	20-7
Reserved	
Unused	20-8
Usage Considerations	

#### 21 EJTAG (In-circuit Emulator)

terface	
Introduction	21-1
Overview	
Block Diagrams	
Debug Support Unit	
Instruction Address Match Logic	
Data Address & Data Value Match Logic	
Processor Address Bus & Processor Data Bus Match Logic	
EJTAG Interface	
Operating Modes	
JTAG Operation	
Test Interface and Boundary-Scan Architecture	
Test Access Port Operation	
TAP Controller State Assignments	
Instruction Register (IR)	
Test Data Register (DR)	
Implementation Register	
Processor Access	
Reset Overview	21-18
EJTAG Module Clocking	21-19
Instruction Register	21-19
The Debug Unit	21-21
Extended Instructions	21-21
SDBBP (Software Debug Breakpoint)	21-21
DERET (Debug Exception Return)	21-22
Extended CP0 Registers (Debug Registers)	21-22
Debug Register	
Debug Exception Program Counter Register (DEPC)	21-24
Debug Exception Save Register (DESAVE)	21-25
Register Map	21-25
Debug Control Register	
Instruction Address Match Registers	21-27
Data Address and Data Match registers	21-28
Processor Bus Match Registers	21-29
Debug Exception	21-32
Debug Exception Causes	
Debug Exception Enabling/Disabling	21-32
Debug Exception Handling	21-32
Exception Handling when in Debug Mode (DM bit is set)	21-33
Servicing the Debug Exception	21-33
PC Trace	21-33
Instruction Trace Method	21-34
PC Status and Exception Vector Encoding	
PC Status Encoding	
Exception Vector Encoding	
External Interface Definition	
EJTAG	
Priority of Target Address Output (ejtag_tpc)	

<b>Table of Contents</b>		
Notoo	Real Time ejtag_tpc Output (TM='0' in DCR[0])	21-36
Notes	Non-Real Time ejtag_tpc Output (TM='1' in DCR[0])	
	Examples of PC Trace Output	
	Conditional PC Relative Jump Instruction	
	Indirect Jump Instruction	
	PC Trace Of An Exception Followed By A Jump Indirect Instruction	21-38
	PC Trace of an Indirect Instruction Followed by an Exception	21-38
	Examples of Trace Trigger Output	21-39
	Instruction Address Trace Trigger	
	Trace Trigger and General Exception at the Same Time	
	Jump Indirect Causes Trace Trigger	
	Instruction after Jump Indirect Causes Trace Trigger	
	Switching from Real-Time Trace to Debug	
	Real-Time Trace Mode to Debug Mode (No ejtag_tpc Output)	
	Real-Time Trace Mode to Debug Mode	
	Pin Out of the Standard EJTAG	
	EJTAG Application Information	
	Using JTAG Boundary Scan and EJTAG	
	Hot Plug-In of the EJTAG Probe to Target System	21-43
	Appendix A RC32300 CPU Core Enhancements to MIPS II ISA	
	Introduction	
	Prefetch (PREF)	A-1
	Elimination of 64-bit instructions	A-3
	Conditional Move Operations	
	Move Conditional on Not Zero	
	Move Conditional on Zero	A-3
	Instructions for DSP Support	
	Multiply Add	
	Multiply Add Unsigned	
	Multiply Subtract	
	Multiply Subtract Unsigned	
	Count Leading Zeros Count Leading Ones	
		A-0
	Appendix B Opcode Map	
	Appendix C The Timing of Cache Operations	
	Introduction	C-1
	Caveats About Cache Operations	C-1
	Cache Operations Tables	C-1
	Fill_I Equation Definitions	C-3
	Appendix D RC32334/RC32332 Standby Mode Operation	
	Introduction	D-1

Notes	Power Management Power Reduction Modes	
	Entering Standby Mode	D-1
	Appendix E Coprocessor 0 Hazards	
	Introduction	E-1
	List of Hazards	E-1
	Appendix F Integer Multiply Scheduling	
	Introduction	F-1
	Appendix G RC32332 Differences	
	Introduction	G-1
	Differences in Features	G-1
	Memory Controller	G-1
	PCI Controller On-chip Arbiter	
	PCI Controller Device ID	G-1
	DMA Controller Flow Control	G-2
	PIO Controller Signals	G-2
	TIMER Controller Signal	G-3
	Interrupt Lines	G-3
	UART Interface	G-3
	Internal Bus Interface SysID Register	G-3
	JTAG DEVICE_ID Register	G-3
	JTAG Boundary Scan Cells	G-3
	Electrical / Pinout	G-3
	Pin Description Table	G-4
	Logic Diagram	G-10
	Index	L1

Table of Contents	
Notes	

## **List of Tables**



#### Notes

Table 1.1 Table 1.2	Example of Byte Ordering for "Big Endian" or "Little Endian" System Definition Pin Description for RC32334	
Table 1.2	Pin Description for RC32332	
Table 1.4	RC32334 Typical Memory Map	
Table 1.4	Internal Address Map for BIU Control Registers	
Table 1.6	Internal Address Map for Memory and DRAM Base Address and	1-22
	Base Mask Registers	1_22
Table 1.7	Internal Address Map for Memory Control Registers.	
Table 1.8	Internal Address Map for DRAM Memory Controller Registers	
Table 1.9	Internal Address Map for Drotal Memory Controller Registers	
Table 1.10	Internal Address Mapping of Programmable I/O Registers	
Table 1.11	Internal Address Mapping of Timer Controller Registers	
Table 1.12	Internal Address Mapping of UART 0 Registers	
Table 1.12	Internal Address Mapping of UART 1 Registers	
Table 1.14	Internal Address Mapping of SPI Registers	
Table 1.15	Internal Address Mapping of DMA Channel 0 Registers	
Table 1.16	Internal Address Mapping of DMA Channel 1 Registers	
Table 1.17	Internal Address Mapping of DMA Channel 2 Registers	
Table 1.18	Internal Address Mapping of DMA Channel 3 Registers	
Table 1.19	Internal Address Mapping of PCI Interface Control Registers	
Table 3.1	Permitted Address Combinations	
Table 3.2	Performance Levels of MUL/DIV and New Instructions	
Table 3.3	Load and Store Instructions	
Table 3.4	Arithmetic Instructions (ALU Immediate)	
Table 3.5	Arithmetic Instructions (3-Operand, R-Type)	
Table 3.6	Multiply, Divide and DSP Instructions	
Table 3.7	Jump and Branch Instructions	
Table 3.8	Shift Instructions	
Table 3.9	Coprocessor Instructions	3-7
Table 3.10	Special Instructions	3-7
Table 3.11	Exception Instructions	3-8
Table 3.12	CP0 Instructions	3-8
Table 5.1	TLB Register Field Descriptions	5-2
Table 5.2	RC32334 MMU Registers	5-3
Table 5.3	Index Register Field Descriptions	5-3
Table 5.4	Random Register Field Descriptions	
Table 5.5	EntryLo0 and EntryLo1 Register Field Descriptions	
Table 5.6	TLB Page Coherency Attributes	
Table 5.7	Context Register Field Descriptions	
Table 5.8	PageMask Register Field Descriptions	
Table 5.9	Wired Register Field Descriptions	
Table 5.10	EntryHi Register Field Content Descriptions	
Table 6.1	Basic CP0 Registers	
Table 6.2	Status Register Field Descriptions	
Table 6.3	Cause Register Field Descriptions	
Table 6.4	Cause Register ExcCode Field	
Table 6.5	PRid Register Field Descriptions	
Table 6.6	Config Register Field Content Descriptions	
Table 6.7	Watch Register Field Description	6-9

Notes	Table 6.8	DWatch Register Field Descriptions	6-9
	Table 6.9	ECC Register Field Descriptions	6-10
	Table 6.10	Cache Error Register Field Descriptions	6-10
	Table 6.11	TagLo Register Field Descriptions	6-11
	Table 6.12	Primary Cache State Values	6-12
	Table 6.13	Exception Priority Order (highest to lowest)	6-13
	Table 6.14	Base Address Vector Offset	6-14
	Table 6.15	List of RC32334 Exception vectors	6-14
	Table 6.16	RC32334 Exception Vectors	6-14
	Table 6.17	List of Exception Handling Flowchart Types	
	Table 7.1	RC32334 Cache Attributes	7-2
	Table 7.2	Primary I-Cache Line Field Descriptions	
	Table 7.3	Primary D-Cache Line Field Description	7-4
	Table 7.4	Primary Cache States	7-6
	Table 8.1	CPU Bus Interface Control Registers	
	Table 8.2	CPU to IP Register Addresses and Descriptions	8-5
	Table 8.3	Port Width Control Register Field Definition	
	Table 8.4	Encoding of 8-, 16-, and 32-bit Port Widths	8-7
	Table 8.5	Memory Region Address Ranges	
	Table 8.6	CPU Bus Turnaround (BTA) Control Register Field Descriptions	8-8
	Table 8.7	Width Encoding of Bus Turnaround Cycles	
	Table 8.8	Bus Turnaround (BTA) Control Register Field Descriptions	8-10
	Table 8.9	Width Encoding of Bus Turnaround Cycles	8-10
	Table 8.10	Address Latch Timing Bit Field Descriptions	8-11
	Table 8.11	Arbitration Field Values and Action Description	8-12
	Table 8.12	BusError Control Register Field Descriptions	8-13
	Table 8.13	SysID Register Field Descriptions	8-15
	Table 9.1	Port Width Assignments to Data Lines	9-2
	Table 9.2	Data Transfer Sequences for 8-bit Port Width	
	Table 9.3	Data Transfer Sequences for 16-bit Port Width	9-3
	Table 9.4	Data Transfer Sequences for 32-bit Port Width	
	Table 10.1	8- and 16-bit LSB Addresses and Write-Enable Connections	
	Table 10.2	RC32334 Typical Memory Map	
	Table 10.3	Memory Type Field Values and Actions	
	Table 10.4	Port Width Size Field Values and Actions	
	Table 10.5	Minimum Wait-State Settings	
	Table 10.6	Memory Controller Pin Descriptions	
	Table 10.7	List of Memory Control Registers	
	Table 10.8	Internal Chip Select Base Addresses	
	Table 10.9	Internal Chip Select Grouping	10-11
	Table 10.10	Memory Mask Field Definitions and Values	
	Table 10.11	Memory Controller Register Field Descriptions, Channels 5:0	
	Table 11.1	SDRAM Differences Between Z and Y Revisions	
	Table 11.2	Modified and New SDRAM Control Registers	11-2
	Table 11.3	Supported SDRAMs	11-3
	Table 11.4	SDRAM Address Multiplexing	11-4
	Table 11.5	SDRAM Command Encoding	11-6
	Table 11.6	Base Address and Base Mask Address Map	
	Table 11.7	SDRAM Register Address Map	
	Table 11.8	SDRAM Primary Control Register Field Descriptions	
	Table 11.9	SDRAM Secondary Control Register Field Descriptions	
	Table 12.1	PCI Differences Between Z and Y Revisions	
	Table 12.2	Additional PCI Control Registers	
	Table 12.3	Initialization Pins mem_addr[22:20] Settings	
	Table 12.4	PCI Address Map.	

	Table 12.5	PCI Serial EEPROM Address Fields	12-9
Notes	Table 12.6	PCI Commands	
	Table 12.7	PCI Device to IDSEL Mapping	
	Table 12.8	RC32334 Muxed PCI Pin Names and Directions	
	Table 12.9	PCI Interface Control Register Address Map	
	Table 12.10	PCI Controller Interrupt Pending Register 11 Field Descriptions	
	Table 12.11	CPU to PCI Mailbox Interrupt Pending Register 12 Field Descriptions	
	Table 12.12	PCI to CPU Mailbox Interrupt Pending Register 13 Field Descriptions	
	Table 12.12	PCI Memory Space [1,2,3] Base Register Field Descriptions	
	Table 12.14	PCI I/O Base Register Field Descriptions	
	Table 12.15	PCI New Feature Register Field Descriptions	
	Table 12.16	PCI Target Control Register Field Descriptions	
	Table 12.17	PCI Arbitration Register Field Descriptions	
	Table 12.18	PCI to CPU Memory/IO Space [1,2,3,4] Base Register Field Descriptions	
	Table 12.19	PCI Configuration Address Register Field Descriptions	
	Table 12.19	PCI Configuration Data Register Field Descriptions	
	Table 12.20	RC32334 PCI Configuration Registers	
	Table 12.21	Vendor ID Address Field Description	
	Table 12.22	Device ID Address Field Description	
	Table 12.23		
		Command Register	
	Table 12.25	Configuration PCI Status Register	
	Table 12.26	Configuration Device Revision Identification Register Field Description	
	Table 12.27	Class Code Register Field Description	
	Table 12.28	Class Code Definitions	
	Table 12.29	Configuration Cacheline Size Field Description	
	Table 12.30	Master Latency Timer Register Field Descriptions	
	Table 12.31	Header Type Register Field Description	
	Table 12.32	BIST Register Field Description	
	Table 12.33	Memory/IO Base Address Register 1 (BAR1) Field Description	
	Table 12.34	Memory/I/O Base Address Registers 2 and 4 (BAR2,4) Field Description	
	Table 12.35	Memory/I/O Base Address Register (BAR3) Field Description	
	Table 12.36	Subsystem Vendor ID Field Description	
	Table 12.37	Subsystem ID Field Description	
	Table 12.38	Interrupt Line Register Field Description	
	Table 12.39	Interrupt Pin Register Field Description	
	Table 12.40	MIN_GNT Register Field Description	
	Table 12.41	MAX_LAT Register field Description	
	Table 12.42	TRDY Timeout Value Field Description	
	Table 12.43	Retry Timeout Value Field Description	
	Table 13.1	DMA Differences Between Z and Y Revisions	13-
	Table 13.2	New Fields in DMA Configuration Register	13-
	Table 13.3	Fixed Priority Encoding	13-
	Table 13.4	DMA Signal Pins and Definitions	13-1
	Table 13.5	DMA Interrupt Definitions	13-1
	Table 13.6	DMA Channel 0 Register Address Map	13-1
	Table 13.7	DMA Channel 1 Register Address Map	13-1
	Table 13.8	DMA Channel 2 Register Address Map	
	Table 13.9	DMA Channel 3 Register Address Map	13-1
	Table 13.10	Configuration Register Field Descriptions	
	Table 13.11	Base Descriptor Address Field Description	
	Table 13.12	Current Descriptor Address Field Description	
	Table 13.13	Source Address Register Field Description	
	Table 13.14	Destination Address Field Description	
	Table 13.15	Next Descriptor Address Field Description	
	Table 13.16	Status Register	

ist of Tables			
Notoo	Table 14.1	Interrupt Signal Pins and Definitions	
Notes	Table 14.2	Expansion Interrupt Register Group 0 Address Map	
	Table 14.3	Bus Error Register Group 1 Address Map	
	Table 14.4	PIO Low Register Group 2 Address Map	
	Table 14.5	PIO High Register Group 3 Address Map	
	Table 14.6	Timer Rollover Interrupt Register Group 4 Address Map	
	Table 14.7	UART 0 Interrupt Register Group 5 Address Map	
	Table 14.8	UART 1 Interrupt Register Group 6 Address Map	
	Table 14.9	DMA Channel 0 Register Group 7 Address Map	
	Table 14.10	DMA Channel 1 Register Group 8 Address Map	
	Table 14.11	DMA Channel 2 Register Group 9 Address Map	
	Table 14.12	DMA Channel 3 Register Group 10 Address Map	
	Table 14.12	PCI Controller Interrupt Register Group 11 Address Map	
	Table 14.13	External Interrupt Register Group 12 Address Map	
	Table 14.14	PCI to CPU Interrupt Register Group 13 Address Map	
	Table 14.15	SPI Interrupt Register Group 14 Address Map	
	Table 14.17		
		Interrupt Pending Field Description	
	Table 14.18	Interrupt Mask Register	
	Table 14.19	Interrupt Clear Register Field Descriptions	
	Table 14.20	Group 0 Register Settings	
	Table 14.21	Group 1 (Bus Error) Register Settings	
	Table 14.22	Group 2 (PIO Low) Register Settings	
	Table 14.23	Group 3 (PIO High) Register Settings	
	Table 14.24	Group 4 (Timer Rollover Interrupt) Register Settings	
	Table 14.25	Group 5 (UART 0 Interrupt) Register Settings	
	Table 14.26	Group 6 (UART 1 Interrupt) Register Settings	
	Table 14.27	Group 7 (DMA Memory2I/O Interrupt 0) Register Settings	
	Table 14.28	Group 8 (DMA Memory2IO Interrupt 1) Register Settings	
	Table 14.29	Group 9 (DMA PCI Master Interrupt 0) Register Settings	
	Table 14.30	Group 10 (DMA PCI Master Interrupt 1) Register Settings	
	Table 14.31	Group 11 (PCI Controller) Register Settings	
	Table 14.32	Group 12 Register Settings	14-10
	Table 14.33	Group 13 Register Settings	14-11
	Table 14.34	Group 14 Register Settings	14-11
	Table 15.1	Serial Mode Protocol/Alternate Signal Descriptions	15-3
	Table 15.2	UART Interface/Alternate Signal Descriptions	15-4
	Table 15.3	Timer/Alternate Signal Descriptions	15-4
	Table 15.4	DMA Interface/Alternate Signal Descriptions	
	Table 15.5	PIO Interface/Alternate Signal Descriptions	
	Table 15.6	PIO Register Address Map	
	Table 15.7	PIO Data Register 0 Field Description	
	Table 15.8	PIO Data Register 0 High/Low Descriptions	
	Table 15.9	PIO Data Register 1 Field Description	
	Table 15.10	PIO Data Register 1 High/Low Descriptions	
	Table 15.11	PIO Function Direction Register 0 Field Description	
	Table 15.12	PIO Direction Register 0 Input/Output Descriptions	
	Table 15.13	PIO Direction Register 1 Field Description	
	Table 15.14	PIO Direction Register 1 Input/Output Description	
	Table 15.15	PIO Function Select Register 0 Field Description	
	Table 15.16	PIO Special Function/General Purpose Select Register 0 Description	
	Table 15.10		
		PIO Function Select Register 1 Field Description	
	Table 15.18	PIO Function Select Register 1 Special Function/General Purpose Description	
	Table 15.19	PIO New Feature Register Field Description	
	Table 16.1	Pin Definitions for the Timer/Counter Signals	

Notos	Table 16.3	Timer Register 1 (General Purpose) Address Map	
Notes	Table 16.4	Timer Register 2 (General Purpose) Address Map	
	Table 16.5	Register 3 for Watchdog Address Map	
	Table 16.6	Register 4 for CPU Bus Time-out Address Map	
	Table 16.7	Register 5 for IP Bus Time-out Address Map	
	Table 16.8	Register 6 for DRAM Refresh Address Map	
	Table 16.9	Register 7 for Warm Reset Address Map	
	Table 16.10	Timer Controller Register Field Descriptions	
	Table 16.11	Count Register Fields Descriptions	
	Table 16.12	Compare Register Fields Descriptions	
	Table 17.1	Divisor Value Examples for Typical Baud Rates	
	Table 17.2	RC32334 Pin Descriptions	17-3
	Table 17.3	UART0 Register Address Map	17-4
	Table 17.4	UART1 Register Address Map	17-4
	Table 17.5	Interrupt Enable Register Field Descriptions	17-6
	Table 17.6	Interrupt Identity Register Fields and Descriptions	17-7
	Table 17.7	Buffer Control Register Field Descriptions	17-8
	Table 17.8	Line Control Register Field Descriptions	17-9
	Table 17.9	MODEM Control Register Field Descriptions	17-10
	Table 17.10	Line Status Register Field Descriptions	17-10
	Table 17.11	MODEM Status Register Field Descriptions	17-11
	Table 17.12	Scratch Register Field Descriptions	17-12
	Table 18.1	SPI Signal Descriptions	18-2
	Table 18.2	SPI Register Address Map	18-4
	Table 18.3	SPI Clock Register (SPCNT) Field Description	18-5
	Table 18.4	SPI Control Register Field Descriptions	
	Table 18.5	SPI Status Register (SPSR) Field Descriptions	
	Table 18.6	SPI Data I/O Register (SPDR) Field Description	
	Table 19.1	Boot-Mode Configuration Settings	
	Table 19.2	RC32334 reset_boot_mode Initialization Settings	
	Table 20.1	JTAG Pin Descriptions	
	Table 20.2	Instructions Supported By RC32334's JTAG Boundary Scan	
	Table 20.3	System Controller Device Identification Register	
	Table 21.1	EJTAG Pins	
	Table 21.2	CPU Core Device Identification Register	
	Table 21.3	Implementation Register	
	Table 21.4	EJTAG_Control_Register	
	Table 21.5	Instruction Decoding	
	Table 21.6	Debug Register	
	Table 21.7	Debug Exception Program Counter	
	Table 21.8	Debug Exception Save Register	
	Table 21.9	32-bit Register Map (Base Address = 0xff30 0000)	
	Table 21.10	Debug Control Register - DCR	
	Table 21.11	Instruction Address Break Status Register - IBS	
	Table 21.12	Instruction Address Break Register n - IBAn	
	Table 21.13 Table 21.14	Instruction Address Break Mask Register n - IBMn	
		Instruction Address Break Control n Register - IBCn	
	Table 21.15 Table 21.16	Data Address Break Status - DBS Data Address Break n Register - DBAn	
	Table 21.16 Table 21.17	Processor Bus Break Status - PBS	
	Table 21.17 Table 21.18	Processor Address Bus Break Register n - PBAn	
	Table 21.18 Table 21.19	Processor Data Bus Break n Register - PBDn	
	Table 21.19	Processor Data Bus Mask n Register - PBMn	
	Table 21.20	Processor Bus Break Control and Address Mask n - PBCn	
	Table 21.21 Table 21.22	Dynamic Trace Information	

List of Tables			
	Table 21.23 Table 21.24 Table 21.25 Table A.1 Table C.2 Table F.1 Table G.1 Table G.2 Table G.3 Table 21.26	PC Trace Status Information Exception and Exception Codes at ejtag_tpc. Pin Numbering of the JTAG and EJTAG Target Connector	

# **List of Figures**



#### Notes

Figure 1.2         Signal Transitions         1-2           Figure 1.3         Clock-to-Q Delay         1-3           Figure 1.4         System Block Diagram         1-4           Figure 1.5         Logic Diagram for RC32334         1-19           Figure 2.1         RC32300 CPU Core Block         2-2           Figure 2.1         RC32300 Registers         2-2           Figure 2.2         RC32300 Registers         2-2           Figure 2.3         Big-Endian Byte Ordering Convention         2-3           Figure 3.1         CPU Instruction Formats         3-1           Figure 4.1         Instruction Pipeline Stages         4-4           Figure 4.2         Pipeline Activities         4-4           Figure 4.3         CPU Pipeline Load Delay         4-4           Figure 4.4         CPU Pipeline Load Delay         4-4           Figure 5.1         Overview of a 32-bit Virtual Address Translation         5-1           Figure 5.3         Index Register Format         5-3           Figure 5.4         Randy Megister Format         5-3           Figure 5.4         Randy Megister Format         5-4           Figure 5.1         Index Register Format         5-5           Figure 5.1         Index Register Format	Figure 1.1	RC32334 Block Diagram	1-1
Figure 1.4       System Block Diagram       1.4         Figure 1.5       Logic Diagram for RC32334       1.19         Figure 2.1       RC32300 CPU Core Block       2.2         Figure 2.2       RC32300 Registers       2.2         Figure 2.3       Big-Endian Byte Ordering Convention       2.3         Figure 2.3       Little-Endian Byte Ordering Convention       2.3         Figure 3.1       CPU Instruction Formats       3.1         Figure 4.3       CPU Pipeline Branch Delay       4.4         Figure 4.4       CPU Pipeline Branch Delay       4.4         Figure 4.5       Exception Detection       4.5         Figure 4.6       Data Cache Miss       4.5         Figure 5.1       Instruction Cache Miss       4.5         Figure 5.2       TLB Register Format       5.2         Figure 5.3       Index Register Format       5.3         Figure 5.4       EntryLo0 and EntryLo1 Register Format       5.4         Figure 5.1       Index Register Format       5.4         Figure 5.1       Index Register Format       5.4         Figure 5.1       Diagram Showing Ranges of Wired and Random Entries       5.7         Figure 5.1       Bad Virtual Address Register Format       5.8         Figu	Figure 1.2	Signal Transitions	1-2
Figure 1.5       Logic Diagram for RC32334       1-19         Figure 1.6       Logic Diagram for RC32332       1-20         Figure 2.1       RC32300 CPU Core Block       22         Figure 2.2       RC32300 Registers       22         Figure 2.2       RC32300 Registers       22         Figure 2.3       Big-Endian Byte Ordering Convention       23         Figure 3.1       Little-Endian Byte Ordering Convention       23         Figure 4.1       Instruction Formats       31         Figure 4.1       CPU Instruction Formats       44         Figure 4.2       CPU Pipeline Branch Delay.       44         Figure 4.4       CPU Pipeline Dead Delay       44         Figure 4.5       Exception Detection       45         Figure 5.1       Overview of a 32-bit Virtual Address Translation       51         Figure 5.1       Overview of a 32-bit Virtual Address Translation       54         Figure 5.2       TLB Register Format       52         Figure 5.3       Index Register Format       54         Figure 5.4       Random Register Format       54         Figure 5.5       PageMask Register Format       56         Figure 5.1       Diagram Showing Ranges of Wired and Random Entries       57	Figure 1.3	Clock-to-Q Delay	1-3
Figure 1.6       Logic Diagram for RC32332       1-20         Figure 2.1       RC32300 CPU Core Block       .22         Figure 2.2       RC32300 Registers       .23         Figure 2.3       Big-Endian Byte Ordering Convention       .23         Figure 2.4       Little-Endian Byte Ordering Convention       .23         Figure 3.1       CPU Instruction Formats       .31         Figure 4.1       Instruction Pipeline Stages       .41         Figure 4.3       CPU Pipeline Branch Delay       .44         Figure 4.5       Exception Detection       .45         Figure 4.6       Data Cache Miss       .45         Figure 5.1       Overview of a 32-bit Virtual Address Translation       .51         Figure 5.1       Overview of a 32-bit Virtual Address Translation       .51         Figure 5.3       Index Register Format       .52         Figure 5.4       Random Register Format       .54         Figure 5.7       PageMask Register Format       .54         Figure 5.7       PageMask Register Format       .56         Figure 5.7       PageMask Register Format       .56         Figure 5.1       Bad Virtual Address Register Format       .56         Figure 5.1       Bad Virtual Register Format       .56	Figure 1.4	System Block Diagram	1-4
Figure 2.1       RC32300 CPU Core Block       2-2         Figure 2.2       RC32300 Registers       2-2         Figure 2.3       Big-Endian Byte Ordering Convention       2-3         Figure 3.1       CPU Instruction Formats       3-1         Figure 4.1       Instruction Pipeline Stages       4-1         Figure 4.2       Pipeline Code Delay       4-4         Figure 4.3       CPU Pipeline Branch Delay       4-4         Figure 4.4       CPU Pipeline Load Delay       4-4         Figure 4.5       Exception Detection       4-5         Figure 5.1       Data Cache Miss       4-5         Figure 5.1       Instruction Cache Miss       4-6         Figure 5.1       TLB Register Format       5-2         Figure 5.2       Index Register Format       5-3         Figure 5.3       Index Register Format       5-4         Figure 5.4       Random Register Format       5-4         Figure 5.5       EntryLo0 and EntryLo1 Register Format       5-5         Figure 5.7       PageMask Register Format       5-6         Figure 5.1       Diagram Showing Ranges of Wired and Random Entries       5-7         Figure 5.12       Illustration of RC32334 User Mode Address Space       5-10         Figur	Figure 1.5	Logic Diagram for RC32334	.1-19
Figure 2.2       RC32300 Registers       2-2         Figure 2.3       Big-Endian Byte Ordering Convention       2-3         Figure 3.1       CPU Instruction Formats       3-1         Figure 4.1       Instruction Pipeline Stages       4-1         Figure 4.2       Pipeline Activities       4-3         Figure 4.4       CPU Pipeline Branch Delay       4-4         Figure 4.4       CPU Pipeline Load Delay       4-4         Figure 4.5       Exception Detection       4-5         Figure 4.6       Data Cache Miss       4-5         Figure 5.1       Overview of a 32-bit Virtual Address Translation       5-1         Figure 5.2       TLB Register Format       5-3         Figure 5.3       Index Register Format       5-3         Figure 5.4       Random Register Format       5-4         Figure 5.5       EntryLo1 Register Format       5-5         Figure 5.6       Context Register Format       5-5         Figure 5.7       PageMask Register Format       5-6         Figure 5.10       Bad Virtual Address Register (BadVAddr) Format       5-8         Figure 5.11       EntryHi Register Format       5-6         Figure 5.12       Illustration of RC32334 User Mode Address Space       5-71	Figure 1.6	Logic Diagram for RC32332	. 1-20
Figure 2.3       Big-Endian Byte Ordering Convention       2-3         Figure 2.4       Little-Endian Byte Ordering Convention       2-3         Figure 3.1       CPU Instruction Formats       3-1         Figure 4.1       Instruction Pipeline Stages       4-1         Figure 4.2       Pipeline Activities       4-3         Figure 4.3       CPU Pipeline Branch Delay       4-4         Figure 4.5       Exception Detection       4-4         Figure 4.5       Exception Detection       4-5         Figure 5.1       Overview of a 32-bit Virtual Address Translation       5-1         Figure 5.1       Overview of a 32-bit Virtual Address Translation       5-1         Figure 5.2       TLB Register Format       5-2         Figure 5.4       Random Register Format       5-3         Figure 5.5       EntryLo0 and EntryLo1 Register Format       5-4         Figure 5.6       Context Register Format       5-5         Figure 5.7       PageMask Register Format       5-5         Figure 5.8       Diagram Showing Ranges of Wired and Random Entries       5-7         Figure 5.1       Bitty Hit Register Format       5-6         Figure 5.1       EntryHit Register Format       5-8         Figure 5.1       Bitty Hit Register Forma	Figure 2.1	RC32300 CPU Core Block	2-2
Figure 2.4       Little-Endian Byte Ordering Convention       2-3         Figure 3.1       CPU Instruction Formats       3-1         Figure 4.1       Instruction Pipeline Stages       4-1         Figure 4.2       Pipeline Activities       4-3         Figure 4.3       CPU Pipeline Branch Delay       4-4         Figure 4.4       CPU Pipeline Load Delay       4-4         Figure 4.6       Data Cache Miss       4-5         Figure 5.1       Data Cache Miss       4-5         Figure 5.1       Overview of a 32-bit Virtual Address Translation       5-1         Figure 5.2       TLB Register Format       5-3         Figure 5.5       EntryLo0 and EntryLo1 Register Formats       5-4         Figure 5.6       Context Register Format       5-5         Figure 5.8       Diagram Showing Ranges of Wired and Random Entries       5-7         Figure 5.10       Bad Virtual Address Register Format       5-6         Figure 5.11       EntryLin Register Format       5-6         Figure 5.2       Diagram Showing Ranges of Wired and Random Entries       5-7         Figure 5.11       Bad Virtual Address Register Format       5-6         Figure 5.12       Illustration of RC32334 Kernel Mode Address Space       5-9         Figure 5.11 <td>Figure 2.2</td> <td>RC32300 Registers</td> <td>2-2</td>	Figure 2.2	RC32300 Registers	2-2
Figure 2.4       Little-Endian Byte Ordering Convention       2-3         Figure 3.1       CPU Instruction Formats       3-1         Figure 4.1       Instruction Pipeline Stages       4-1         Figure 4.2       Pipeline Activities       4-3         Figure 4.3       CPU Pipeline Branch Delay       4-4         Figure 4.4       CPU Pipeline Load Delay       4-4         Figure 4.6       Data Cache Miss       4-5         Figure 5.1       Data Cache Miss       4-5         Figure 5.1       Overview of a 32-bit Virtual Address Translation       5-1         Figure 5.2       TLB Register Format       5-3         Figure 5.5       EntryLo0 and EntryLo1 Register Formats       5-4         Figure 5.6       Context Register Format       5-5         Figure 5.8       Diagram Showing Ranges of Wired and Random Entries       5-7         Figure 5.10       Bad Virtual Address Register Format       5-6         Figure 5.11       EntryLin Register Format       5-6         Figure 5.2       Diagram Showing Ranges of Wired and Random Entries       5-7         Figure 5.11       Bad Virtual Address Register Format       5-6         Figure 5.12       Illustration of RC32334 Kernel Mode Address Space       5-9         Figure 5.11 <td>Figure 2.3</td> <td>Big-Endian Byte Ordering Convention</td> <td>2-3</td>	Figure 2.3	Big-Endian Byte Ordering Convention	2-3
Figure 4.1       Instruction Pipeline Stages       4-1         Figure 4.2       Pipeline Branch Delay       4-3         Figure 4.3       CPU Pipeline Load Delay       4-4         Figure 4.4       CPU Pipeline Load Delay       4-4         Figure 4.4       CPU Pipeline Load Delay       4-4         Figure 4.5       Exception Detection       4-5         Figure 5.6       Data Cache Miss       4-5         Figure 5.1       Overview of a 32-bit Virtual Address Translation       5-1         Figure 5.2       TLB Register Format       5-2         Figure 5.3       Index Register Format       5-3         Figure 5.4       Random Register Format       5-4         Figure 5.5       EntryLo1 Register Format       5-5         Figure 5.6       Context Register Format       5-5         Figure 5.7       PageMask Register Format       5-5         Figure 5.8       Diagram Showing Ranges of Wired and Random Entries       5-7         Figure 5.10       Bad Virtual Address Register (BadVAddr) Format       5-8         Figure 5.11       EntryLine Register Format       5-8         Figure 5.12       Illustration of RC32334 User Mode Address Space       5-9         Figure 6.12       Count Register Format       6-2	Figure 2.4		
Figure 4.2       Pipeline Activities       4-3         Figure 4.3       CPU Pipeline Load Delay       4-4         Figure 4.4       CPU Pipeline Load Delay       4-4         Figure 4.5       Exception Detection       4-5         Figure 4.6       Data Cache Miss       4-5         Figure 5.1       Overview of a 32-bit Virtual Address Translation       5-1         Figure 5.2       TLB Register Format       5-2         Figure 5.4       Random Register Format       5-3         Figure 5.5       EntryLo0 and EntryLo1 Register Formats       5-4         Figure 5.6       Context Register Format       5-5         Figure 5.7       PageMask Register Format       5-5         Figure 5.8       Diagram Showing Ranges of Wired and Random Entries       5-7         Figure 5.10       Bad Virtual Address Register (BadVAddr) Format       5-8         Figure 5.12       Illustration of RC32334 User Mode Address Space       5-9         Figure 6.13       Illustration of RC32334 User Mode Address Space       5-10         Figure 6.2       Contar Register Format       6-3         Figure 6.3       Status Register Format       6-3         Figure 6.4       Cause Register Format       6-62         Figure 6.5       EPC Register For	Figure 3.1	CPU Instruction Formats	3-1
Figure 4.3CPU Pipeline Branch Delay4.4Figure 4.4CPU Pipeline Load Delay4.4Figure 4.5Exception Detection4.5Figure 4.6Data Cache Miss4.5Figure 4.7Instruction Cache Miss4.6Figure 5.1Overview of a 32-bit Virtual Address Translation5.1Figure 5.2TLB Register Format5.2Figure 5.3Index Register Format5.3Figure 5.4Random Register Format5.4Figure 5.5EntryLo0 and EntryLo1 Register Formats5.4Figure 5.6Context Register Format5.5Figure 5.7PageMask Register Format5.6Figure 5.8Diagram Showing Ranges of Wired and Random Entries5.7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5.8Figure 5.11EntryHi Register Format5.8Figure 5.12Illustration of RC32334 User Mode Address Space5.9Figure 6.13Illustration of RC32334 Kernel Mode Address Space5.10Figure 6.2Compare Register Format6.2Figure 6.3Status Register Format6.3Figure 6.4Cause Register Format6.4Figure 6.5EPC Register Format6.4Figure 6.6PC Register Format6.4Figure 6.7Config Register Format6.4Figure 6.8Watch Register Format6.4Figure 6.4Cause Register Format6.4Figure 6.5EPC Register Format6.4Figure 6.6PC Register Format6.4 </td <td>Figure 4.1</td> <td>Instruction Pipeline Stages</td> <td>4-1</td>	Figure 4.1	Instruction Pipeline Stages	4-1
Figure 4.4CPU Pipeline Load Delay4.4Figure 4.5Exception Detection4.5Figure 4.6Data Cache Miss4.5Figure 4.7Instruction Cache Miss4.6Figure 5.1Overview of a 32-bit Virtual Address Translation5-1Figure 5.2TLB Register Format5-2Figure 5.3Index Register Format5-3Figure 5.4Random Register Format5-4Figure 5.5EntryLo0 and EntryLo1 Register Format5-4Figure 5.6Context Register Format5-5Figure 5.7PageMask Register Format5-6Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHir Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 6.11Count Register Format6-2Figure 6.12Compare Register Format6-3Figure 6.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-3Figure 6.5EPC Register Format6-6Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-6Figure 6.8Watch Register Format6-7Figure 6.9DWatch Register Format6-7Figure 6.14Cacher Register Format <td>Figure 4.2</td> <td>Pipeline Activities</td> <td>4-3</td>	Figure 4.2	Pipeline Activities	4-3
Figure 4.5Exception Detection4-5Figure 4.6Data Cache Miss4-5Figure 5.1Instruction Cache Miss4-6Figure 5.2Inlatex Register Format5-2Figure 5.3Index Register Format5-3Figure 5.4Random Register Format5-3Figure 5.5EntryLo0 and EntryLo1 Register Formats5-4Figure 5.6Context Register Format5-5Figure 5.7PageMask Register Format5-6Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 6.12Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-3Figure 6.5EPC Register Format6-3Figure 6.6PRId Register Format6-6Figure 6.7Conting Register Format6-3Figure 6.8Watch Register Format6-6Figure 6.7Conting Register Format6-6Figure 6.8Watch Register Format6-7Figure 6.4Cause Register Format6-7Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-7Figure 6.8Watch Register	Figure 4.3	CPU Pipeline Branch Delay	4-4
Figure 4.6Data Cache Miss4-5Figure 4.7Instruction Cache Miss4-6Figure 5.1Overview of a 32-bit Virtual Address Translation5-1Figure 5.2TLB Register Format5-2Figure 5.3Index Register Format5-3Figure 5.4Random Register Format5-4Figure 5.5EntryLo0 and EntryLo1 Register Formats5-4Figure 5.6Context Register Format5-5Figure 5.7PageMask Register Format5-6Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.9Wired Register Format5-8Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.21Illustration of RC32334 User Mode Address Space5-9Figure 6.12Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-3Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-6Figure 6.8IWatch Register Format6-7Figure 6.14Cause Register Format6-9Figure 6.2Capister Format6-9Figure 6.4Cause Register Format6-9Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7 <t< td=""><td>Figure 4.4</td><td>CPU Pipeline Load Delay</td><td>4-4</td></t<>	Figure 4.4	CPU Pipeline Load Delay	4-4
Figure 4.7Instruction Cache Miss4-6Figure 5.1Overview of a 32-bit Virtual Address Translation5-1Figure 5.2TLB Register Format5-2Figure 5.3Index Register Format5-3Figure 5.4Random Register Format5-4Figure 5.5EntryLo0 and EntryLo1 Register Formats5-4Figure 5.6Context Register Format5-5Figure 5.7PageMask Register Format5-6Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.9Wired Register Format5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 6.12Count Register Format6-2Figure 6.3Status Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-3Figure 6.5EPC Register Format6-6Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-6Figure 6.8IWatch Register Format6-7Figure 6.9DWatch Register Format6-7Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register Format6-10Figure 6.12Compare Register Format6-10Figure 6.13ECC Register Format6-10Figure 6.14General Exception Process6-11<	Figure 4.5	Exception Detection	4-5
Figure 4.7Instruction Cache Miss4-6Figure 5.1Overview of a 32-bit Virtual Address Translation5-1Figure 5.2TLB Register Format5-2Figure 5.3Index Register Format5-3Figure 5.4Random Register Format5-4Figure 5.5EntryLo0 and EntryLo1 Register Formats5-4Figure 5.6Context Register Format5-5Figure 5.7PageMask Register Format5-6Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.9Wired Register Format5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 6.12Count Register Format6-2Figure 6.3Status Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-3Figure 6.5EPC Register Format6-6Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-6Figure 6.8IWatch Register Format6-7Figure 6.9DWatch Register Format6-7Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register Format6-10Figure 6.12Compare Register Format6-10Figure 6.13ECC Register Format6-10Figure 6.14General Exception Process6-11<	Figure 4.6	Data Cache Miss	4-5
Figure 5.2TLB Register Format5-2Figure 5.3Index Register Format5-3Figure 5.4Random Register Format5-4Figure 5.5EntryLo0 and EntryLo1 Register Formats5-4Figure 5.6Context Register Format5-5Figure 5.7PageMask Register Format5-5Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 6.12Count Register Format6-2Figure 6.2Compare Register Format6-2Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-6Figure 6.5EPC Register Format6-7Figure 6.5EPC Register Format6-6Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-7Figure 6.8IWatch Register Format6-7Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register Format6-10Figure 6.12TagLo Register Format6-10Figure 6.13ErrorEPC Register Format6-11Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15 <td></td> <td>Instruction Cache Miss</td> <td>4-6</td>		Instruction Cache Miss	4-6
Figure 5.2TLB Register Format5-2Figure 5.3Index Register Format5-3Figure 5.4Random Register Format5-4Figure 5.5EntryLo0 and EntryLo1 Register Formats5-4Figure 5.6Context Register Format5-5Figure 5.7PageMask Register Format5-5Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 6.12Count Register Format6-2Figure 6.2Compare Register Format6-2Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-6Figure 6.5EPC Register Format6-7Figure 6.5EPC Register Format6-6Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-7Figure 6.8IWatch Register Format6-7Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register Format6-10Figure 6.12TagLo Register Format6-10Figure 6.13ErrorEPC Register Format6-11Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15 <td>•</td> <td></td> <td></td>	•		
Figure 5.3Index Register Format5-3Figure 5.4Random Register Format5-4Figure 5.5EntryLo0 and EntryLo1 Register Formats5-4Figure 5.6Context Register Format5-5Figure 5.7PageMask Register Format5-6Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.9Wired Register Format5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 5.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-8Figure 6.8IWatch Register Format6-9Figure 6.10ECC Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-10Figure 6.13ErrorFPC Register6-11Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	•		
Figure 5.4Random Register Format5-4Figure 5.5EntryLo0 and EntryLo1 Register Formats5-5Figure 5.6Context Register Format5-5Figure 5.7PageMask Register Format5-6Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.9Wired Register Format5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 5.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-7Figure 6.8IWatch Register Format6-7Figure 6.10ECC Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register Format6-10Figure 6.12TagLo Register Format6-10Figure 6.13ErrorEPC Register6-10Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-13	•		
Figure 5.5EntryLo0 and EntryLo1 Register Formats5-4Figure 5.6Context Register Format5-5Figure 5.7PageMask Register Format5-6Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.9Wired Register Format5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 5.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-3Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-6Figure 6.8IWatch Register Format6-9Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-12Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception6-13Figure 6.15Process of the Reset Exception6-13	•		
Figure 5.6Context Register Format5-5Figure 5.7PageMask Register Format5-6Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.9Wired Register Format5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 5.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-6Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-6Figure 6.8IWatch Register Format6-9Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register Format6-10Figure 6.12TagLo Register Format6-10Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	•		
Figure 5.7PageMask Register Format5-6Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.9Wired Register Format5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 5.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-8Figure 6.8IWatch Register Format6-9Figure 6.10ECC Register Format6-9Figure 6.11CacheErr Register Format6-10Figure 6.12TagLo Register Format6-11Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	•		
Figure 5.8Diagram Showing Ranges of Wired and Random Entries5-7Figure 5.9Wired Register Format5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 5.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-6Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-8Figure 6.8IWatch Register Format6-8Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-11Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	•		
Figure 5.9Wired Register Format5-7Figure 5.10Bad Virtual Address Register (BadVAddr) Format5-8Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 5.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-8Figure 6.8IWatch Register Format6-8Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register Format6-10Figure 6.12TagLo Register Format6-10Figure 6.13ErrorEPC Register6-11Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	•		
Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 5.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-6Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-7Figure 6.8IWatch Register Format6-8Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-9Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-10Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	Figure 5.9		
Figure 5.11EntryHi Register Format5-8Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 5.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-6Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-7Figure 6.8IWatch Register Format6-8Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-9Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-10Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	Figure 5.10	Bad Virtual Address Register (BadVAddr) Format	5-8
Figure 5.12Illustration of RC32334 User Mode Address Space5-9Figure 5.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-7Figure 6.8IWatch Register Format6-8Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-9Figure 6.11CacheErr Register Format6-10Figure 6.12TagLo Register Format6-10Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	Figure 5.11		
Figure 5.13Illustration of RC32334 Kernel Mode Address Space5-10Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-7Figure 6.8IWatch Register Format6-8Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-11Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	•		
Figure 6.1Count Register Format6-2Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-7Figure 6.8IWatch Register Format6-8Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-11Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	•		
Figure 6.2Compare Register Format6-3Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-8Figure 6.8IWatch Register Format6-9Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-11Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	•		
Figure 6.3Status Register Format6-3Figure 6.4Cause Register Format6-6Figure 6.5EPC Register Format6-7Figure 6.6PRId Register Format6-7Figure 6.7Config Register Format6-8Figure 6.8IWatch Register Format6-9Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-11Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	Figure 6.2		
Figure 6.5EPC Register Format.6-7Figure 6.6PRId Register Format.6-7Figure 6.7Config Register Format.6-8Figure 6.8IWatch Register Format.6-9Figure 6.9DWatch Register Format.6-9Figure 6.10ECC Register Format.6-10Figure 6.11CacheErr Register.6-10Figure 6.12TagLo Register Format.6-11Figure 6.13ErrorEPC Register.6-12Figure 6.14General Exception Process.6-13Figure 6.15Process of the Reset Exception.6-15	•		
Figure 6.5EPC Register Format.6-7Figure 6.6PRId Register Format.6-7Figure 6.7Config Register Format.6-8Figure 6.8IWatch Register Format.6-9Figure 6.9DWatch Register Format.6-9Figure 6.10ECC Register Format.6-10Figure 6.11CacheErr Register.6-10Figure 6.12TagLo Register Format.6-11Figure 6.13ErrorEPC Register.6-12Figure 6.14General Exception Process.6-13Figure 6.15Process of the Reset Exception.6-15	•	•	
Figure 6.7Config Register Format.6-8Figure 6.8IWatch Register Format.6-9Figure 6.9DWatch Register Format.6-9Figure 6.10ECC Register Format.6-10Figure 6.11CacheErr Register .6-10Figure 6.12TagLo Register Format.6-11Figure 6.13ErrorEPC Register .6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception.6-15	Figure 6.5	EPC Register Format	6-7
Figure 6.8IWatch Register Format6-9Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-11Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	Figure 6.6	PRId Register Format	6-7
Figure 6.9DWatch Register Format6-9Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-11Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	Figure 6.7	Config Register Format	6-8
Figure 6.10ECC Register Format6-10Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-11Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	Figure 6.8	IWatch Register Format	6-9
Figure 6.11CacheErr Register6-10Figure 6.12TagLo Register Format6-11Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	Figure 6.9	DWatch Register Format	6-9
Figure 6.12TagLo Register Format	Figure 6.10	ECC Register Format	.6-10
Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	Figure 6.11	CacheErr Register	.6-10
Figure 6.13ErrorEPC Register6-12Figure 6.14General Exception Process6-13Figure 6.15Process of the Reset Exception6-15	Figure 6.12	TagLo Register Format	.6-11
Figure 6.14       General Exception Process       6-13         Figure 6.15       Process of the Reset Exception       6-15	•	• •	
Figure 6.15 Process of the Reset Exception	•	General Exception Process	.6-13
Figure 6.16 Process of the Soft Reset and NMI Exceptions	Figure 6.16	Process of the Soft Reset and NMI Exceptions	
Figure 6.17 Process of the Cache Error Exception	Figure 6.17	Process of the Cache Error Exception	.6-19
	Figure 6.18	General Exception Handling (HW)	.6-23
Einer C. 40 Conserved Exception (LINA)	Figure 6.18	General Exception Handling (HW)	.6-23

of Figures			
Notes	Figure 6.19	General Exception Servicing Guideline (SW)	
	Figure 6.20	TLB Refill Exception Handling (HW)	
	Figure 6.21	TLB Refill Exception Servicing Guideline (SW)	
	Figure 6.22	Cache Error Exception Handling (HW) and Servicing Guidelines (SW)	
	Figure 6.23	Reset, Soft Reset & NMI Exception Handling (HW) and Servicing Guidelines (SV	
	Figure 7.1	Logical Hierarchy of Memory	7-
	Figure 7.2	Primary I-Cache Line Format	7-
	Figure 7.3	Primary D-Cache Line Format	7-
	Figure 7.4	Conceptual Primary Cache Lookup Sequence	7
	Figure 7.5	Primary Cache Data and Tag Organization	7
	Figure 8.1	IP Bus Bridge Block Diagram	8-
	Figure 8.2	Subblock Ordered Data Retrieval	
	Figure 8.3	Address Latch Time with Fast Decode Setting	
	Figure 8.4	Address Latch Time with Slow Decode Setting	
	Figure 8.5	RC32334 cpu_ad[31:0] Data Phase	
	Figure 8.6	Format of CPU Port Width Control Register	
	Figure 8.7	CPU Bus Turnaround (BTA) Control Register Format	
	Figure 8.8	Bus Turnaround (BTA) Control Register Format	
	Figure 8.9	Timing of Bus Turnaround Cycle(s) (Example of 1 Cycle BTA)	
	Figure 8.10		
		Address Latch Timing Register	
	Figure 8.11	Arbitration Register Field	
	Figure 8.12	BusError Control Register Fields	
	Figure 8.13	BusError Address Register	
	Figure 8.14	SysID Register Fields	
	Figure 9.1	External Local Bus Interface Unit Block Diagram	
	Figure 9.2	Debug Signals During a Read	
	Figure 9.3	Debug Signals During a Write.	
	Figure 10.1	Block Diagram of RC32334 Memory Controller	
	Figure 10.2	Subblock Ordered Burst Read Sequences	
	Figure 10.3	Memory Base Address Register for Banks 1:0	
	Figure 10.4	Memory Bank Mask Register for Banks 1:0	
	Figure 10.5	Memory Control Register Channel 5:0	
	Figure 10.6	Single Word SRAM Read Transaction	10-'
	Figure 10.7	Single Word SRAM Read Transaction with Wait-State	10-'
	Figure 10.8	Single Word SRAM Write Transaction	10-
	Figure 10.9	Single Word SRAM Write Transaction with Wait-State	10-
	Figure 10.10	Quad Word Burst Read SRAM Transaction	10-
	Figure 10.11	SRAM 4 Word Burst Write	10- <sup>-</sup>
	Figure 10.12	Tri-byte 16-bit SRAM Write Transaction	10-
	•	IOI 1 Word Single Read	
	-	IOI 1 Word Single Read with Wait-State	
	•	IOI 1 Word Single Write	
	-	IOI 1 Word Single Write with Wait-State	
	-	IOI 4 Word Burst Read	
	-	IOI 4 Word Burst Write	
	•	IOM 1 Word Single Read	
	Figure 10.20	IOM 1 Word Single Read with Wait-State	
	Figure 10.21	IOM 1 Word Single Write	
	•		
	-	IOM 1 Word Single Write with Wait-State	
	•	IOM 4 Word Burst Read	
	v	IOM 4 Word Burst Write	
	Figure 10.25	Dual-Port 1 Word Single Read	
	Figure 10.26	Dual-Port 1 Word Single Read with Wait-State	
	Figure 10.27	Dual-Port 1 Word Single Write	10-2

List of Figures			
	Figure 10.29	Dual-Port 4 Word Burst Read	10-30
Notes	Figure 10.30	Dual-Port 4 Word Burst Write	
	Figure 11.1	SDRAM Block Diagram	
	Figure 11.2	Subblock Ordered Retrieval Method	
	Figure 11.3	SDRAM Primary Control Register Fields	
	Figure 11.4	SDRAM Secondary Control Register Fields	
	Figure 11.5	SDRAM Non-Page Burst Read	
	Figure 11.6	SDRAM Non-Page Burst Write	
	Figure 11.7	SDRAM Non-Page Word Read	
	Figure 11.8	SDRAM Non-Page Word Write	
	Figure 11.9	SDRAM Page-Hit Burst Read	
	Figure 11.10	SDRAM Page-Hit Burst Write	11-18
	Figure 11.11	SDRAM Page-Hit Word Read	11-18
	Figure 11.12	SDRAM Page-Hit Word Write	11-19
	Figure 11.13	SDRAM Page-Miss Burst Read	11-19
	Figure 11.14	SDRAM Page-Miss Word Read	11-20
	Figure 11.15	SDRAM Refresh	11-20
	Figure 11.16	SDRAM SODIMM Even Bank Non-page Word Read	
	Figure 11.17	SDRAM SODIMM Odd Bank Non-page Word Read	11-22
	Figure 11.18	SDRAM SODIMM Refresh	
	Figure 12.1	PCI Interface Controller Block Diagram	
	Figure 12.2	CPU to PCI Memory Mapping	
	Figure 12.3	PCI to CPU Memory Mapping	
	Figure 12.4	PCI Controller Interrupt Pending Register 11 Fields	
	Figure 12.5	CPU to PCI Mailbox Interrupt Pending Register 12 Fields	
	Figure 12.6	PCI to CPU Mailbox Interrupt Pending Register 13 Fields	
	Figure 12.7	PCI Memory Space [1,2,3] Base Register	
	Figure 12.8	PCI I/O Base Register	
	Figure 12.9	PCI New Feature Register	
	Figure 12.10	PCI Target Control Register	
	Figure 12.11	PCI Arbitration Register Fields	
	Figure 12.12	PCI to CPU Memory/IO Space [1,2,3,4] Base Register	
	Figure 12.13	PCI Configuration Address Register Fields	
	Figure 12.14	PCI Configuration Data Register Field	
		Vendor ID Register Device ID Register	
	-	PCI Command Register	
	•	PCI Command Register	
	•	Configuration Device Revision Identification Register	
	Figure 12.20	Class Code Register	
	Figure 12.20	Cacheline Size Register	
	Figure 12.22	Master Latency Timer Register Fields	
	Figure 12.23	Header Type Register Field	
	Figure 12.24	BIST Register Field.	
	Figure 12.25	PCI Memory/IO Base Address [1,2,3,4] Register	
	Figure 12.26	Subsystem Vendor ID Register	
	Figure 12.27	Subsystem ID Register	
	Figure 12.28	Interrupt Line Register	
	Figure 12.29	Interrupt Pin Register	
	Figure 12.30	MIN_GNT Register	
	Figure 12.31	MAX_LAT Register	
	Figure 12.32	TRDY Timeout Value Register	
	Figure 12.33	Retry Timeout Register	
	Figure 13.1	Diagram of DMA General Block with IP Bus Interface	
	Figure 13.2	DMA Transfer Configuration	

	Figure 13.3	Diagram Showing the Rotating Arbitration Scheme	13-
Notes	Figure 13.4	DMA Ready Sampling Point	
	Figure 13.5	DMA Done Timing Diagram	
	Figure 13.6	Configuration Register Fields	
	Figure 13.7	Base Descriptor Address Register Field	
	Figure 13.8	Next Descriptor Address Field	
	Figure 13.9	Source Address Field	
	Figure 13.10	Destination Address Fields	
	Figure 13.11	Next Descriptor Address Field	
	Figure 13.12	Status Register Fields	
	Figure 13.13	Two Word SRAM to SRAM Access by DMA	
	Figure 14.1	Expansion Interrupt Controller Block Diagram	
	Figure 14.2	Expansion Interrupt Block Diagram Group/Bit-Slice	
	Figure 14.3	Interrupt Pending Register Fields	
	Figure 14.4	Interrupt Mask Register	14-
	Figure 14.5	Interrupt Clear Register Field	
	Figure 14.6	PIO Input Asserting Internal cpu_int_n[3]	
	Figure 14.7	Internal Condition Asserting Internal cpu_int_n[3] Interrupt	
	Figure 14.8	Pending Register Write Asserting Internal cpu_int_n[3]	
	Figure 14.9	Pending or Clear Register Write De-Asserting Internal cpu_int_n[3] Interrupt	
	Figure 14.10	Internal Condition Asserting PCI Interrupt	
	Figure 14.11	Pending or Clear Register Write De-Asserting PCI Interrupt	
	Figure 14.12	CPU Interrupts	
	Figure 15.1	PIO Block Diagram	
	Figure 15.2	PIO Block Diagram Bit-Slice	
	Figure 15.3	PIO Data Register 0 Fields	
	Figure 15.4	PIO Data Register 1 Fields	
	Figure 15.5	PIO Direction Register 0 Fields	
	Figure 15.6	PIO Direction Register 1 Fields	
	Figure 15.7	PIO Function Select Register 0 Fields	
	Figure 15.8	PIO Function Select Register 1 Fields	
	Figure 15.9	PIO New Feature Register Fields	
	Figure 15.10	PIO Input, Affecting Data Register	
	Figure 15.11	Data Register Write, Affecting PIO Output	
	Figure 16.1	Timer Block Diagram	
	Figure 16.2	Diagram of Individual Timer Core	
	Figure 16.3	Timer Control Register Fields	
	Figure 16.4	Count Register Fields	
	Figure 16.5	Compare Register Fields	
	Figure 16.6	Timer Rollover Causing timer_tc_n to Toggle	
	Figure 16.7	timer_gate_n Input Causing Timer to Count	
	Figure 17.1	UART Block Diagram	
	Figure 17.2	Interrupt Flow	
	Figure 17.3	Receive Buffer Register	
	Figure 17.4	Transmit Buffer Register	
	Figure 17.5	Interrupt Enable Register	
	Figure 17.6	Divisor Latch Least Register (DLL)	
	Figure 17.7	Divisor Latch Most Register (DLM)	
	Figure 17.8	Interrupt Identity Register	
	Figure 17.9	Buffer Control Register (BCR) Fields	
	Figure 17.10	Line Control Register Fields	
	Figure 17.11	MODEM Control Register Fields	
	Figure 17.12	Line Status Register Fields	
	Figure 17.13	MODEM Status Register Fields	
	•	Scratch Register Field	

List of Figures			
	Figure 17.15	Reset Register Field	17-12
Notes	Figure 17.16	UART Timing	
	Figure 18.1	SPI Block Diagram	
	Figure 18.2	Serial Peripheral Interface (SPI) Clock/Data Timing	
	Figure 18.3	SPI Clock Register Field.	
	Figure 18.4	Serial Peripheral Control (SPCNTL) Register Fields	
	Figure 18.5	SPI Status Register (SPSR) Fields	
	Figure 18.6	SPI Data I/O Register	
	Figure 18.7	Illustration of Glueless Connection Between RC32334 Processor and	
	- Gare ren	ATMEL SPI Serial E2PROMs	18-8
	Figure 18.8	SPI Clock-to-Data Output Relationship	
	Figure 18.9	SPI Clock-to-Data Input Relationship	
	Figure 19.1	Signal Transitions	
	Figure 19.2	Clock-to-Q Delay	
	Figure 19.3	System Clocks Data Setup, Output, and Hold Timing	
	Figure 19.4	Timing Illustration of cpu_masterclk-to-PClock Multiply by 2	
	Figure 19.5	PLL Passive Components	
	Figure 19.6	PLL Filter Circuit for Noisy Environments	
	Figure 19.7	Mode Configuration Interface Reset Sequence	
	Figure 19.8	Reset Vector Initialization Part 1 of 2	
	Figure 19.9	Reset Vector Initialization Part 2 of 2	19-6
	Figure 20.1	Dual TAP Controller Block Diagram	20-1
	Figure 20.2	Diagram of the JTAG Logic	20-2
	Figure 20.3	State Diagram of RC32334's TAP Controller	20-3
	Figure 20.4	Diagram of Observe-only Input Cell	20-4
	Figure 20.5	Diagram of Output Cell	20-4
	Figure 20.6	Diagram of Output Enable Cell	20-4
	Figure 20.7	Diagram of Bidirectional Cell	20-5
	Figure 20.8	System Controller Device ID Instruction Format	
	Figure 21.1	Dual TAP Controller Block Diagram	
	Figure 21.2	Block Diagram	
	Figure 21.3	Simplified EJTAG Block Diagram	
	Figure 21.4	RC32334 Debug Operating Modes	
	Figure 21.5	TAP Controller State Diagram	
	Figure 21.6	CPU Core Device ID Instruction Format	
	Figure 21.7	Byte Organization in a 32-bit EJTAG Data Register	
	Figure 21.8	Examples of Byte Organization in a 32-bit EJTAG Data Register	
	Figure 21.9	Examples of the Sync Operation	
	Figure 21.10	EJTAG Processor Access	
	Figure 21.11	Reset Overview	
	Figure 21.12	•	
	Figure 21.13	Trace of Conditional PC Relative Jump Instruction	
	Figure 21.14	Trace of Indirect Jump Instruction	
	Figure 21.15	Trace of an Exception Followed by a Jump Indirect Instruction	
	Figure 21.16	Trace of Indirect Jump Instruction Followed by an Exception	
	Figure 21.17 Figure 21.18	instruction Address Trace Trigger Trace Trigger and General Exception at the Same Time	
	Figure 21.19	Jump Indirect Causes Trace Trigger	
	Figure 21.19 Figure 21.20	Instruction after Jump Indirect Causes Trace Trigger	
	Figure 21.20	Real-Time Trace Mode to Debug Mode (No Tpc Output)	
	Figure 21.21	Real Time Trace Mode to Debug Mode (No Tpc Output) Real Time Trace Mode to Debug Mode (Debug Exception in Branch Delay Slot)	
	Figure 21.22	Timing Diagram of the EJTAG Interface Signals	
	Figure 21.24	Application Diagram of Target Board and EJTAG Connection	
	Figure A.1	Format of Prefetch Instruction	
	Figure A.2	Flowchart for Prefetch Operation	

Notes	Figure D.1	Flowchart for Standby Mode Operation	D-



### RC32334 Device Overview

Notes

#### Foreword

In this manual, numerous references are made to the RC32334, fewer references to the RC32332. Because the RC32334 core and the RC32332 core are essentially the same device, the information in this manual applies equally to both devices except where noted in occasional notes and footnotes in various chapters. Therefore, all references to the RC32334 should be interpreted as applying also to the RC32332 except where noted. The differences between the RC32334 and RC32332 are summarized in Appendix G.

#### Introduction

The RC32334 is an integrated processor that combines a 32-bit MIPS instruction set architecture (ISA) CPU core with a number of on-chip peripherals, to enable direct connection to boot memory, main memory, I/O, and PCI. The RC32334 also includes system logic for DMA, reset, interrupts, timers, and UARTs. The RC32334 integrates all of the peripherals commonly associated with an embedded system to reduce board space, design time, and effort.

#### **Block Diagram**

The RC32334 block diagram is shown in Figure 1.1. The sections that follow present an operational overview of the various peripheral interfaces and controller capabilities that comprise the RC32334 system. Also included in this chapter is a full pin description table and logic diagram. More detailed explanations and user details such as register descriptions, timing diagrams and memory maps are provided in the specific chapter for that function.




Figure 1.1 RC32334 Block Diagram

#### **Documentation Conventions and Definitions**

Note that throughout this manual the following terms and conventions will be used:

- To avoid confusion when dealing with a mixture of "active-low" and "active-high" signals, the terms assertion and negation are used. The term assert or assertion is used to indicate that a signal is active or true, independent of whether that level is represented by a high or low voltage. The term negate or negation is used to indicate that a signal is inactive or false.
- To define the active polarity of a signal, a suffix will be used. Signals ending with an '\_n' should be interpreted as being active, or asserted, when at a logic zero (low) level. All other signals (including

clocks, buses and select lines) will be interpreted as being active, or asserted when at a logic one (high) level.

- To define buses, the most significant bit (MSB) will be on the left and least significant bit (LSB) will be on the right. No leading zeros will be included.
- To represent numerical values, either decimal, binary, or hexadecimal formats will be used. The binary format is as follows: 0bDDD, where "D" represents either 0 or 1; the hexadecimal format is as follows: 0xDD, where "D" represents the hexadecimal digit(s); otherwise, it is decimal.
- Unless otherwise denoted, a byte will refer to an 8-bit quantity. A halfword will refer to a 16-bit quantity. A triple-byte will refer to a 24-bit quantity. A word will refer to a 32-bit quantity, and a double or double word will refer to a 64-bit quantity.
- A bit is set when its value is 0b1. A bit is cleared when its value is 0b0.
- The compressed notation ABC[x|y|z]D refers to ABCxD, ABCyD, and ABCzD.
- In words, bit 31 is always the most significant bit and bit 0 is the least significant bit. In halfwords, bit 15 is always the most significant bit and bit 0 is the least significant bit. In bytes, bit 7 is always the most significant bit and bit 0 is the least significant bit.
- The ordering of bytes within words is referred to as either "big endian" or "little endian." Big endian systems label byte zero as the most significant (leftmost) byte of a word. Little endian systems label byte zero as the least significant (rightmost) byte of a word.





Table 1.1 Example of Byte Ordering for "Big Endian" or "Little Endian" System Definition

#### **Signal Terminology**


Throughout this manual, when describing signal transitions, the following terminology is used:

- Rising edge indicates a low-to-high (0 to 1) transition.
- Falling edge indicates a high-to-low (1 to 0) transition.
- Clock-to-Q delay is the amount of time it takes for a signal to move from the input of a device (clock) to the output of the device (Q).

These terms are illustrated in Figure 1.2 and Figure 1.3.



**Block Diagram** 





#### **List of Features**

- **Note:** This list is not entirely applicable to the RC32332. For the differences in features between the RC32334 and RC32332, see Table G.1 in Appendix G.
- ◆ High performance 32-bit CPU core
- DSP instruction set extensions
- Enhanced MIPS-II ISA compatible
- 8kB instruction/2kB data cache, lockable per line
- Big or little endian support
- SDRAM Controller (32-bit memory only)
  - 4 banks, non-interleaved, 512MB total
  - Automatic refresh generation
- Memory & Peripheral Controller
- 6 banks, up to 32 or 64MB per bank (bank dependent)
- 8/16/ or 32-bit interface per bank
- Supports Flash ROM, PROM, SRAM, dual-port memory, and peripheral devices
- Intel or Motorola style IO supports external wait-state generation
- PCI Bridge
- 32-bit PCI, up to 66 MHz
- Revision 2.2 compliant
- Target and master
- Host or satellite
- On-chip three slot PCI arbiter
- 4 DMA Channels
- 4 general purpose DMA, each with Endianness swappers and byte lane data alignment
- Any channel can be used for PCI
- Supports scatter/gather
- Supports memory-to-memory, memory-to-I/O, memory-to-PCI, PCI-to-PCI, and I/O-to-I/O transfers
- Supports chaining via linked lists of records
- Supports unaligned transfers
- Supports burst transfers
- Programmable DMA transactions burst size
- UART Interface
- Two 16550 Compatible UARTs
- Baud rate support up to 1.5M
- Modem signals included on one channel
- Programmable IO (PIO)
- Input/Output/Interrupt source
- Individually programmable

#### Interrupt Control

- Provides services for internal and external sources
- Allows status of each interrupt to be read and masked
- Four general purpose 32-bit timer/counters
- Serial Peripheral Interface (SPI)
- Boundary Scan JTAG Interface (IEEE Std. 1149.1 compatible)
- In Circuit Emulator Interface
  - Compatible with enhanced JTAG (EJTAG) standard

#### System Block Diagram

Figure 1.4 illustrates the typical system implementation, based on the RC32334 integrated processor. The RC32334 provides all of the necessary control and address signals to drive the external memory and I/O. Note that, depending on the loading of the system bus, external data buffers could be used to reduce the loading and isolate different memory regions.




Figure 1.4 System Block Diagram

#### **System Overview**

**Note:** The PCI bridge information and the UART information in this section is not entirely applicable to the RC32332. For the differences, see Table G.1 in Appendix G.

The RC32334 generates all necessary control signals and address buses to the external memory and I/O. For main memory, I/O, on-chip peripherals, registers, and PCI, the RC32334 divides the physical address space into 13 different regions.

**Memory Controller.** The Memory Controller on the RC32334 provides all of the address buses and control signals for interfacing the RC32334 to standard SRAM, PROM, FLASH, and I/O, and includes the boot PROM interface. The memory controller provides six individual chip selects and supports 8, 16, and 32-bit wide memory and I/Os. The two chip selects have highly configurable memory address ranges, allowing selection of various memory types and widths to be supported. The RC32334 provides controls for optional external data transceivers, for systems that require fast signalling with large loads.

**SDRAM Controller**. The SDRAM controller provides higher throughput while using available DRAM circuitry, adding little to the cost of the system. The SDRAM controller directly manages four banks of 32-bit physical non-interleaved memory. Each bank is 32-bits wide and supports a maximum of 64 MB per bank,

System Block Diagram

up to a total memory size of 512 MB. The SDRAM memory subsystem can be implemented with a broad range of device types, including SO-Dimms and SDRAM modules with devices from 16 Mb to 256 Mb. The SDRAM controller has a built-in refresh generator.

**PCI Bridge.** To transfer data between main memory and the PCI bus, the RC32334 incorporates a PCI bridge. At reset time, the PCI bridge can be configured as either a host or satellite bridge. The PCI bridge supports 32-bit PCI—at up to 66MHz—and is revision 2.2 compliant.

As a PCI master, the RC32334 can generate memory, I/O, or configuration cycles for direct local-to-PCI bus accesses. The PCI bridge contains internal logic to arbitrate the ownership of the PCI bus between multiple PCI bus master devices. For up to three external PCI devices, two arbitration schemes are supported:

- Round robin, allowing devices to control the bus in a programmable sequential order
- Fixed priority, allowing the user to provide more bus bandwidth to a specific PCI-based peripheral

As a PCI target, the RC32334 allows access to its internal registers and to the RC32334 local bus through the PCI, I/O read and write, or Memory read and write commands. The RC32334 PCI bridge supports byte swapping between little endian and big endian ordering conventions for systems when the CPU subsystem is configured as a big endian system.

**DMA Controller.** Four general purpose DMA channels move data between source and destination ports. Source and destination ports can be system memory, PCI, or I/O devices. Any of the four channels can be used for PCI initiator reads or writes. All four channels support a descriptor structure, to allow efficient data scatter/gather. The DMA controller supports swapping of data between big and little endian memory and I/O subsystems. It also supports quad-word burst transfers. All external 16 and 8-bit memory I/Os are treated as memory-mapped, word-aligned devices.

Expansion Interrupt Controller. The Expansion Interrupt Controller provides the interrupt logic for software to analyze the various RC32334 generated system interrupts and adds to the control already provided through the CP0 registers of the RISCore™ 32300. Each system interrupt is registered and the pending status provided through this feature. The pending status can then be used to automatically generate a hardware interrupt to the CPU core via individual mask bits. The pending interrupt status can also be optionally set or cleared by a direct software write.

**PIO.** Programmable I/O (PIO) pins are provided on the RC32334 so that any unused peripheral pins can be programmed for use as general purpose discrete I/O pins. These PIO pins can be software programmed as input or output lines, allowing pin values to be software programmed in output mode and software readable while in the input mode. The PIO pins can also be used as a source of interrupts to the CPU.

**UART.** The RC32334 incorporates two 16550 (an enhanced version of the 16450) compatible UARTs. To relieve the CPU of software overhead, the 16550 UART can be put into FIFO mode, allowing execution of either 16450 or 16550 compatible software. Two sets of 16-byte FIFOs are enabled during the 16550 mode: one set in the receive data path and one set in the transmit data path. A baud rate generator is included that divides the system clock by 1 to 65K and provides a 16X clock for driving the transmitter and receiver logic.

**Timers/Counters.** Three on-chip 32-bit general purpose Timers are provided on the RC32334. Each timer consists of both a count and a compare register. The count register resets to zero and then increments until it equals the compare register. When the count and compare registers are equal, the TC\_n output is asserted and the count is then reset to zero.

**JTAG.** Board-level manufacturing debugging is facilitated through implementation of a fully compliant IEEE std. 1149.1 JTAG Boundary Scan interface.

In-Circuit Emulation. The part provides an on-chip debug port, enabling an external system to access CPU core information. In conjunction with an in-circuit emulator (compatible with the EJTAG standard defined by MIPS Technologies), this enables a sophisticated system debug capability to improve the software development process.

Serial Peripheral Interface (SPI). This slow speed serial interface provides direct connection to SPIbased peripherals, including EEPROMs and analog to digital (A-to-D) converters. 1

-----

# **Pin Description Table — RC32334**

The following table lists the pins provided on the RC32334. Note that those pin names followed by "\_n" are active-low signals. All external pull-ups and pull-downs require 10 kΩ resistor.

Name	Туре	Reset State Status	Drive Strength Capability			Descrip	tion		
Local System Inter	face								
mem_data[31:0]	I/O	Z	High	Local system of Primary data but	<b>data bus</b> is for memory. I/O and SI	DRAM. Requires	external pull-up.		
mem_addr[25:2]	I/O	[25:10] Z [9:2] L	[25:16] Low [15:2] High	These signals p each word data type. The table	Memory Address Bus These signals provide the Memory or DRAM address, during a Memory or DRAM bus transaction. During each word data, the address increments either in linear or sub-block ordering, depending on the transaction type. The table below indicates how the memory write enable signals are used to address discreet memo port width types.				
				Port Width	Pin Signals mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]	
				DMA (32-bit)	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]	
				32-bit	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]	
				16-bit	Byte High Write Enable	mem_addr[1]	Not Used (Driven Low)	Byte Low Write Enable	
				8-bit	Not Used (Driven High)	mem_addr[1]	mem_addr[0]	Byte Write Enable	
				mem_addr[18] mem_addr[17] mem_addr[15] mem_addr[14] mem_addr[13] mem_addr[11] mem_addr[10] mem_addr[0] A mem_addr[0] A mem_addr[3] A mem_addr[3] A mem_addr[3] A mem_addr[3] A	Alternate function: model: Alternate function: model: Alternate function: model: Alternate function: sdram Alternate function: sdram Alternate function: sdram Alternate function: sdram Iternate function: sdram	bit [8]. addr[15]. _addr[14]. _addr[13]. _addr[11]. _addr[10]. addr[9]. addr[9]. addr[8]. addr[6]. addr[6]. addr[5]. addr[4]. addr[3].			
mem_cs_n[5:0]	Output	Н	Low with internal pull- up	Memory Chip S Recommend ex Signals that a M		elected.			
mem_oe_n	Output	Н	High	Memory Output Enable Negated Recommend external pull-up. Signals that a Memory Bank can output its data lines onto the cpu_ad bus.					
mem_we_n[3:0]	Output	Н	High	Signals which b	Enable Negated Bus ytes are to be written dur signals for 8-bit or 16-bit			e Enable and	

 Table 1.2
 Pin Description for RC32334 (Part 1 of 7)

Name	Туре	Reset State Status	Drive Strength Capability	Description
mem_wait_n	Input		_	Memory Wait Negated Requires external pull-up. SRAM/IOI/IOM modes: Allows external wait-states to be injected during last cycle before data is sampled. DPM (dual-port) mode: Allows dual-port busy signal to restart memory transaction. Alternate function: sdram_wait_n.
mem_245_oe_n	Output	Η	Low	Memory FCT245 Output Enable Negated Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to a memory or I/O bank.
mem_245_dt_r_n	Output	Z	High	Memory FCT245 Direction Xmit/Rcv Negated Recommend external pull-up. Alternate function: cpu_dt_r_n. See CPU Core Specific Signals below.
output_clk	Output	cpu-mas terclk	High	Output Clock Optional clock output.
PCI Interface				
pci_ad[31:0]	I/O	Z	PCI	PCI Multiplexed Address/Data Bus Address driven by Bus Master during initial frame_n assertion, and then the Data is driven by the Bus Mas- ter during writes; or the Data is driven by the Bus Slave during reads.
pci_cbe_n[3:0]	I/O	Z	PCI	PCI Multiplexed Command/Byte Enable Bus Command (not negated) Bus driven by the Bus Master during the initial frame_n assertion. Byte Enable Negated Bus driven by the Bus Master during the data phase(s).
pci_par	I/O	Z	PCI	<b>PCI Parity</b> Even parity of the pci_ad[31:0] bus. Driven by Bus Master during Address and Write Data phases. Driven by the Bus Slave during the Read Data phase.
pci_frame_n	I/O	Z	PCI	PCI Frame Negated Driven by the Bus Master. Assertion indicates the beginning of a bus transaction. De-assertion indicates the last datum.
pci_trdy_n	I/O	Z	PCI	PCI Target Ready Negated Driven by the Bus Slave to indicate the current datum can complete.
pci_irdy_n	I/O	Z	PCI	PCI Initiator Ready Negated Driven by the Bus Master to indicate that the current datum can complete.
pci_stop_n	I/O	Z	PCI	<b>PCI Stop Negated</b> Driven by the Bus Slave to terminate the current bus transaction.
pci_idsel_n	Input		_	PCI Initialization Device Select Uses pci_req_n[2] pin. See the PCI subsection.
pci_perr_n	I/O	Z	PCI	<b>PCI Parity Error Negated</b> Driven by the receiving Bus Agent 2 clocks after the data is received, if a parity error occurs.
pci_serr_n	I/O Open- collector	Z	PCI	System Error External pull-up resistor is required. Driven by any agent to indicate an address parity error, data parity during a Special Cycle command, or any other system error.
pci_clk	Input		_	PCI Clock Clock for PCI Bus transactions. Uses the rising edge for all timing references.
pci_rst_n	Input	L	_	PCI Reset Negated Host mode: Resets all PCI related logic. Satellite mode: with boot from PCI mode: Resets all PCI related logic and also warm resets the 32334.
pci_devsel_n	I/O	Z	PCI	PCI Device Select Negated Driven by the target to indicate that the target has decoded the present address as a target address.

Table 1.2 Pin Description for RC32334 (Part 2 of 7)

Name	Туре	Reset State Status	Drive Strength Capability	Description			
pci_req_n[2]	Input	Z	Ι	PCI Bus Request #2 Negated Requires external pull-up. Host mode: pci_req_n[2] is an input indicating a request from an external device. Satellite mode: used as pci_idsel pin which selects this device during a configuration read or write. Alternate function: pci_idsel (satellite).			
pci_req_n[1]	Input	Z	_	PCI Bus Request #1 Negated Requires external pull-up. Host mode: pci_req_n[2] is an input indicating a request from an external device. Alternate function: Unused (satellite).			
pci_req_n[0]	I/O	Z	High	<b>PCI Bus Request #0 Negated</b> Requires external pull-up for burst mode. Host mode: pci_req_n[0] is an input indicating a request from an external device. Satellite mode: pci_req_n[0] is an output indicating a request from this device.			
pci_gnt_n[2]	Output	Z <sup>1</sup>	High	PCI Bus Grant #2 Negated Recommend external pull-up. Host mode: pci_gnt_n[2] is an output indicating a grant to an external device. Satellite mode: pci_gnt_n[2] is used as the pci_inta_n output pin. Alternate function: pci_inta_n (satellite).			
pci_gnt_n[1] / pci_eeprom_cs	I/O	X for 1 pci clock then H <sup>2</sup>	High	PCI Bus Grant #1 Negated Recommend external pull-up. Host mode: pci_gnt_n[2:1] are outputs indicating grants to external devices. Satellite mode: Used as pci_eprom_cs output pin for Serial Chip Select for loading PCI Configuration Regis- ters in the RC32334 Reset Initialization Vector PCI boot mode. Defaults to the output direction at reset time. 1st Alternate function: pci_eeprom_cs (satellite). 2nd Alternate function: PIO[11].			
pci_gnt_n[0]	I/O	Z	High	<b>PCI Bus Grant #0 Negated</b> Host mode: pci_gnt_n[0] is an output indicating a grant to an external device. Recommend external pull-up. Satellite mode: pci_gnt_n[0] is an input indicating a grant to this device. Require external pull-up.			
pci_inta_n	Output Open- collector	Z	PCI	PCI Interrupt #A Negated Uses pci_gnt_n[2]. See the PCI subsection.			
pci_lock_n	Input		—	<b>PCI Lock Negated</b> Driven by the Bus Master to indicate that an exclusive operation is occurring.			
<sup>1</sup> Z in host mode; L <sup>2</sup> H in host mode; L							

SDRAM Control Interface

sdram_addr_12	Output	L	High	SDRAM Address Bit 12 and Precharge All SDRAM mode: Provides SDRAM address bit 12 (10 on the SDRAM chip) during row address and "pre- charge all" signal during refresh, read and write command.
sdram_ras_n	Output	Н	High	SDRAM RAS Negated SDRAM mode: Provides SDRAM RAS control signal to all SDRAM banks.
sdram_cas_n	Output	Н	High	SDRAM CAS Negated SDRAM mode: Provides SDRAM CAS control signal to all SDRAM banks.
sdram_we_n	Output	Н	High	SDRAM WE Negated SDRAM mode: Provides SDRAM WE control signal to all SDRAM banks.
sdram_cke	Output	Н	High	SDRAM Clock Enable SDRAM mode: Provides clock enable to all SDRAM banks.

 Table 1.2
 Pin Description for RC32334 (Part 3 of 7)

Name	Туре	Reset State Status	Drive Strength Capability	Description			
sdram_cs_n[3:0]	Output	Η	High	SDRAM Chip Select Negated Bus Recommend external pull-up. SDRAM mode: Provides chip select to each SDRAM bank. SODIMM mode: Provides upper select byte enables [7:4].			
sdram_s_n[1:0]	Output	Н	High	SDRAM SODIMM Select Negated Bus SDRAM mode: Not used. SDRAM SODIMM mode: Upper and lower chip selects.			
sdram_bemask_n [3:0]	Output	Н	High	SDRAM Byte Enable Mask Negated Bus (DQM) SDRAM mode: Provides byte enables for each byte lane of all DRAM banks. SODIMM mode: Provides lower select byte enables [3:0].			
sdram_245_oe_n	Output	Н	Low	SDRAM FCT245 Output Enable Negated Recommend external pull-up. SDRAM mode: Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to any DRAM bank.			
sdram_245_dt_r_n	Output	Z	High	SDRAM FCT245 Direction Transmit/Receive Recommend external pull-up. Uses cpu_dt_r_n. See CPU Core Specific Signals below.			
On-Chip Periphera	ls						
dma_ready_n[1:0] / dma_done_n[1:0]	I/O	Ζ	Low	DMA Ready Negated Bus Requires external pull-up. Ready mode: Input pin for each general purpose DMA channel that can initiate the next datum in the current DMA descriptor frame. Done mode: Input pin for each general purpose DMA channel that can terminate the current DMA descriptor frame. dma_ready_n[0] 1st Alternate function PIO[1]; 2nd Alternate function: dma_done_n[0]. dma_ready_n[1] 1st Alternate function PIO[0]; 2nd Alternate function: dma_done_n[1].			
pio[15:0]	I/O	See related pins	Low	<b>Programmable Input/Output</b> General purpose pins that can each be configured as a general purpose input or general purpose output. These pins are multiplexed with other pin functions: uart_cts_n[0], uart_dsr_n[0], uart_dtr_n[0], uart_rts_n[0], pci_gnt_n[1], spi_mosi, spi_miso, spi_sck, spi_ss_n, uart_rx[0], uart_tx[0], uart_rx[1], uart_tx[1], timer_tc_n[0], dma_ready_n[0], dma_ready_n[1]. Note that pci_gnt_n[1], spi_mosi, spi_sck, and spi_ss_n default to outputs at reset time. The others default to inputs.			
timer_tc_n[0] / timer_gate_n[0]	I/O	Z	Low	Timer Terminal Count Overflow Negated Terminal count mode (timer_tc_n): Output indicating that the timer has reached its count compare value and has overflowed back to 0. Gate mode (timer_gate_n): input indicating that the timer may count one tick on the next clock edge. 1st Alternate function: PIO[2]. 2nd Alternate function: timer_gate_n[0].			
uart_rx[1:0]	I/O	Z	Low	UART Receive Data Bus UART mode: Each UART channel receives data on their respective input pin. uart_rx[0] Alternate function: PIO[6]. uart_rx[1] Alternate function: PIO[4].			
uart_tx[1:0]	I/O	Z	Low	<b>UART Transmit Data Bus</b> UART mode: Each UART channel sends data on their respective output pin. Note that these pins default to inputs at reset time and must be programmed via the PIO interface before being used as UART outputs. uart_tx[0] Alternate function: PIO[5]. uart_tx[1] Alternate function: PIO[3].			

Table 1.2 Pin Description for RC32334 (Part 4 of 7)

Name	Туре	Reset State Status	Drive Strength Capability	Description
uart_cts_n[0] uart_dsr_n[0] uart_dtr_n[0] uart_rts_n[0]	I/O	Z	Low	UART Transmit Data Bus UART mode: Data bus modem control signal pins for UART channel 0. uart_cts_n[0] Alternate function: PIO[15]. uart_dsr_n[0] Alternate function: PIO[14]. uart_dtr_n[0] Alternate function: PIO[13]. uart_rts_n[0] Alternate function: PIO[12].
spi_mosi	I/O	L	Low	SPI Data Output Serial mode: Output pin from RC32334 as an Input to a Serial Chip for the Serial data input stream. In PCI satellite mode, acts as an Output pin from RC32334 that connects as an Input to a Serial Chip for the Serial data input stream for loading PCI Configuration Registers in the RC32334 Reset Initialization Vector PCI boot mode. 1st Alternate function: PIO[10]. Defaults to the output direction at reset time. 2nd Alternate function: pci_eeprom_mdo.
spi_miso	1/0	Z	Low	SPI Data Input Serial mode: Input pin to RC32334 from the Output of a Serial Chip for the Serial data output stream. In PCI satellite mode, acts as an Input pin from RC32334 that connects as an output to a Serial Chip for the Serial data output stream for loading PCI Configuration Registers in the RC32334 Reset Initialization Vector PCI boot mode. Defaults to input direction at reset time. 1st Alternate function: PIO[7]. 2nd Alternate function: pci_eeprom_mdi.
spi_sck	I/O	L	Low	SPI Clock Serial mode: Output pin for Serial Clock. In PCI satellite mode, acts as an Output pin for Serial Clock for loading PCI Configuration Registers in the RC323334 Reset Initialization Vector PCI boot mode. 1st Alternate function: PIO[9]. Defaults to the output direction at reset time. 2nd Alternate function: pci_eeprom_sk.
spi_ss_n	I/O	Н	Low	<b>SPI Chip Select</b> Output pin selecting the serial protocol device as opposed to the PCI satellite mode EEPROM device. Alternate function: PIO[8]. Defaults to the output direction at reset time.
CPU Core Specif	ic Signals	1	1	
cpu_nmi_n	Input		—	CPU Non-Maskable Interrupt

cpu_nmi_n	Input		_	<b>CPU Non-Maskable Interrupt</b> Requires external pull-up. This interrupt input is active low to the CPU.
cpu_masterclk	Input		_	CPU Master System Clock Provides the basic system clock.
cpu_int_n[5:4], [2:0]	Input		_	<b>CPU Interrupt</b> Requires external pull-up. These interrupt inputs are active low to the CPU.
cpu_coldreset_n	Input	L	_	<b>CPU Cold Reset</b> This active-low signal is asserted to the RC32334 after V <sub>cc</sub> becomes valid on the initial power-up. The Reset initialization vectors for the RC32334 are latched by cold reset.
cpu_dt_r_n	Output	Z	_	<b>CPU Direction Transmit/Receive</b> This active-low signal controls the DT/R pin of an optional FCT245 transceiver bank. It is asserted during read operations. Requires external pull-up. 1st Alternate function: mem_245_dt_r_n. 2nd Alternate function: sdram_245_dt_r_n.

Table 1.2 Pin Description for RC32334 (Part 5 of 7)

		-	
RC32334	Device O	Verview	

Reset

Name	Туре	Reset State Status	Strength	Description
JTAG Interface Sig	nals			
jtag_tck	Input		_	JTAG Test Clock Requires external pull-down. An input test clock used to shift into or out of the Boundary-Scan register cells. jtag_tck is independent of the system and the processor clock with nominal 50% duty cycle.
jtag_tdi, ejtag_dint_n	Input		_	JTAG Test Data In Requires an external pull-up on the board. On the rising edge of jtag_tck, serial input data are shifted into either the Instruction or Data register, depending on the TAP controller state. During Real Mode, this input is used as an interrupt line to stop the debug unit from Real Time mode and return the debug unit back to Run Time Mode (standard JTAG). This pin is also used as the ejtag_dint_n signal in the EJTAG mode.
jtag_tdo, ejtag_tpc	Output	Z	High	<b>JTAG Test Data Out</b> The jtag_tdo is serial data shifted out from instruction or data register on the falling edge of jtag_tck. When no data is shifted out, the jtag_tdo is tri-stated. During Real Time Mode, this signal provides a non-sequen- tial program counter at the processor clock or at a division of processor clock. This pin is also used as the ejtag_tpc signal in the EJTAG mode.
jtag_tms	Input		_	JTAG Test Mode Select Requires external pull-up. The logic signal received at the jtag_tms input is decoded by the TAP controller to control test operation. jtag_tms is sampled on the rising edge of the jtag_tck.
jtag_trst_n	Input	L	_	JTAG Test Reset When neither JTAG nor EJTAG are being used, jtag_trst_n must be driven or pulled low, or the jtag_tms/ ejtag_tms signals must be pulled up and jtag_clk actively clocked.
ejtag_dclk	Output	Z	_	<b>EJTAG Test Clock</b> Processor Clock. During Real Time Mode, this signal is used to capture address and data from the ejtag_tpc signal at the processor clock speed or any division of the internal pipeline.
ejtag_pcst[2:0]	I/O	Z	Low	EJTAG PC Trace Status Information 111 (STL) Pipe line Stall 110 (JMP) Branch/Jump forms with PC output 101 (BRT) Branch/Jump forms with no PC output 100 (EXP) Exception generated with an exception vector code output 011 (SEQ) Sequential performance 010 (TST) Trace is outputted at pipeline stall time 001 (TSQ) Trace trigger output at performance time 000 (DBM) Run Debug Mode Alternate function: modebit[2:0].
ejtag_debugboot	Input		— Requires external pull- down	<b>EJTAG DebugBoot</b> The ejtag_debugboot input is used during reset and forces the CPU core to take a debug exception at the end of the reset sequence instead of a reset exception. This enables the CPU to boot from the ICE probe without having the external memory working. This input signal is level sensitive and is not latched internally. This signal will also set the JtagBrk bit in the JTAG_Control_Register[12].
ejtag_tms	Input		— Requires external pull- up	<b>EJTAG Test Mode Select</b> An external pull-up on the board is required. The ejtag_tms is sampled on the rising edge of jtag_tck.
Debug Signals			·	
debug_cpu_dma_n	I/O	Z	Low	Debug CPU versus DMA Negated De-assertion high during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction

debug_cpu_dma_n	I/O	Z	Low	Debug CPU versus DMA Negated
				De-assertion high during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction was generated from the CPU.
				Assertion low during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction was
				generated from DMA.
				Alternate function: modebit[6].

Table 1.2 Pin Description for RC32334 (Part 6 of 7)

1 - 11

# Description

RC32334 D	evice	Overvi	ew	Pin Description Table — RC32334				
Name	Туре	Reset State Status	Strength	Description				
debug_cpu_ack_n	I/O	Z	Low	Debug CPU Acknowledge Negated Indicates either a data acknowledge to the CPU or DMA. Alternate function: modebit[4].				
debug_cpu_ads_n	I/O	Z	Low	<b>Debug CPU Address/Data Strobe Negated</b> Assertion indicates that either a CPU or a DMA transaction is beginning and that the mem_data[31:4] bus has the current block address. Alternate function: modebit[5].				
debug_cpu_i_d_n	I/O	Z	Low	Debug CPU Instruction versus Data Negated Assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU or DMA data transaction. De-assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU instruction transaction. Alternate function: modebit[3].				

 Table 1.2
 Pin Description for RC32334 (Part 7 of 7)

# **Pin Description Table — RC32332**

The following table lists the pins provided on the RC32332. Note that those pin names followed by "\_n" are active-low signals. All external pull-ups and pull-downs require 10 kΩ resistor.

Name	Туре	Reset State Status	Drive Strength Capability				Descriptio	on	
Local System Inter	face			•					
mem_data[31:0]	I/O	Z	High		cal system data bu mary data bus for m	<b>is</b> nemory. I/O and SDR	RAM.		
mem_addr[22:2]	I/O	Z [25:10] Z [9:2] L	High [22:16] Low [15:2] High	Me Th ea tio me me me me me me	emory Address Bus ese signals provide ch word data, the ad n type. The table be emory port width typ Port Width DMA (32-bit) 32-bit 16-bit 8-bit em_addr[22] Alterna em_addr[21] Alterna em_addr[19] Alterna em_addr[18] Alterna em_addr[17] Alterna	s the Memory or DRA ddress increments ei low indicates how th es. Pin Signals mem_we_n[3] mem_we_n[3] Byte High Write Enable Not Used (Driven High) te function: reset_bo te function: reset_bo	M address, durin ther in linear or s e memory write of mem_we_n[2] mem_we_n[2] mem_addr[1] mem_addr[1] mot_mode[1]. oot_mode[0]. i_host_mode. [9]. [8]. [7].	sub-block ordering, d	M bus transaction. Durin lepending on the transaction sed to address discrete mem_we_n[0] mem_we_n[0] Byte Low Write Enable Byte Write Enable
				me me me me me me me me	em_addr[15] Alterna em_addr[14] Alterna em_addr[11] Alterna em_addr[11] Alterna em_addr[10] Alterna em_addr[9] Alternate em_addr[8] Alternate em_addr[6] Alternate em_addr[6] Alternate em_addr[5] Alternate em_addr[4] Alternate	te function: sdram_a te function: sdram_a te function: sdram_a te function: sdram_a te function: sdram_ad function: sdram_ad function: sdram_ad function: sdram_ad function: sdram_ad function: sdram_ad function: sdram_ad function: sdram_ad	ddr[15]. ddr[14]. ddr[13]. ddr[11]. ddr[10]. ldr[9]. ldr[8]. ldr[7]. ldr[6]. ldr[6]. ldr[5]. ldr[4]. ldr[3].		
mem_cs_n[5:0]	Output	Н	Low			Negated Recommer Bank is actively sele		ıp.	
mem_oe_n	Output	Н	High			ble Negated Recomm Bank can output its			
mem_we_n[3:0]	Output	Н	High	Memory Write Enable Negated Bus Signals which bytes are to be written during a memory transaction. Bits act as Byte Enable and mem_addr[1:0] signals for 8-bit or 16-bit wide addressing.					
mem_wait_n	Input			SF ple DF	RAM/IOI/IOM modes	: Allows dual-port bu	it-states to be inj	-	t cycle before data is san on.

Table 1.3 Pin Description for RC32332 (Part 1 of 6)

**RC32334 Device Overview** 

Name	Туре	Reset State Status	Drive Strength Capability	Description	
mem_245_oe_n	Output	Н	Low	Memory FCT245 Output Enable Negated Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to a memory or I/O bank.	
mem_245_dt_r_n	Output	Z	High	Memory FCT245 Direction Xmit/Rcv Negated Recommend external pull-up. Alternate function: cpu_dt_r_n. See CPU Core Specific Signals below.	
output_clk	Output	cpu-mas terclk	High	Output Clock Optional clock output.	
PCI Interface					
pci_ad[31:0]	I/O	Z	PCI	PCI Multiplexed Address/Data Bus Address driven by Bus Master during initial frame_n assertion, and then the Data is driven by the Bus Master during writes; or the Data is driven by the Bus Slave during reads.	
pci_cbe_n[3:0]	1/0	Z	PCI	PCI Multiplexed Command/Byte Enable Bus Command (not negated) Bus driven by the Bus Master during the initial frame_n assertion. Byte Enable Negated Bus driven by the Bus Master during the data phase(s).	
pci_par	I/O	Z	PCI	<b>PCI Parity</b> Even parity of the pci_ad[31:0] bus. Driven by Bus Master during Address and Write Data phases. Driven by the Bus Slave during the Read Data phase.	
pci_frame_n	I/O	Z	PCI	<b>PCI Frame Negated</b> Driven by the Bus Master. Assertion indicates the beginning of a bus transaction. De-assertion indicates the last datum.	
pci_trdy_n	I/O	Z	PCI	<b>PCI Target Ready Negated</b> Driven by the Bus Slave to indicate the current datum can complete.	
pci_irdy_n	I/O	Z	PCI	PCI Initiator Ready Negated Driven by the Bus Master to indicate that the current datum can complete.	
pci_stop_n	I/O	Z	PCI	PCI Stop Negated Driven by the Bus Slave to terminate the current bus transaction.	
pci_idsel_n	Input		_	PCI Initialization Device Select Uses pci_req_n[2] pin. See the PCI subsection.	
pci_perr_n	I/O	Z	PCI	PCI Parity Error Negated Driven by the receiving Bus Agent 2 clocks after the data is received, if a parity error occurs.	
pci_serr_n	I/O Open- collector	Z	PCI	<b>System Error</b> External pull-up resistor is required. Driven by any agent to indicate an address parity error, data parity during a Special Cycle command, or any other system error.	
pci_clk	Input		_	PCI Clock Clock for PCI Bus transactions. Uses the rising edge for all timing references.	
pci_rst_n	Input	L	-	PCI Reset Negated Host mode: Resets all PCI related logic. Satellite mode: with boot from PCI mode: Resets all PCI related logic and also warm resets the 32332.	
pci_devsel_n	I/O	Z	PCI	PCI Device Select Negated Driven by the target to indicate that the target has decoded the present address as a target address.	
pci_req_n[2]	Input	Z	_	PCI Bus Request #2 Negated Requires external pull-up. Host mode: pci_req_n[2] is an input indicating a request from an external device. Satellite mode: used as pci_idsel pin which selects this device during a configuration read or write. Alternate function: pci_idsel (satellite).	
pci_req_n[0]	I/O	Z	High	<b>PCI Bus Request #0 Negated</b> Requires external pull-up for burst mode. Host mode: pci_req_n[0] is an input indicating a request from an external device. satellite mode: pci_req_n[0] is an output indicating a request from this device.	

Table 1.3 Pin Description for RC32332 (Part 2 of 6)

RC32334 Device Overview

Name	Туре	Reset State Status	Drive Strength Capability	Description
pci_gnt_n[2]	Output	Z <sup>1</sup>	High	<b>PCI Bus Grant #2 Negated</b> Recommend external pull-up. Host mode: pci_gnt_n[2] is an output indicating a grant to an external device. Satellite mode: pci_gnt_n[2] is used as the pci_inta_n output pin. External pull-up is required. Alternate function: pci_inta_n (satellite).
pci_gnt_n[1]	I/O	X for 1 pci clock then H <sup>2</sup>	High	PCI Bus Grant #1 Negated Recommend external pull-up. Host mode: not used. Satellite mode: Used as pci_eprom_cs output pin for Serial Chip Select for loading PCI Configuration Reg- isters in the RC32332 Reset Initialization Vector PCI boot mode. Defaults to the output direction at reset time. 1st Alternate function: pci_eeprom_cs (satellite). 2nd Alternate function: PIO[7].
pci_gnt_n[0]	I/O	Z	High	<b>PCI Bus Grant #0 Negated</b> Host mode: pci_gnt_n[0] is an output indicating a grant to an external device. Recommend external pull- up. Satellite mode: pci_gnt_n[0] is an input indicating a grant to this device. Requires external pull-up.
pci_inta_n	Output Open- collector	Z	PCI	PCI Interrupt #A Negated Uses pci_gnt_n[2]. See the PCI subsection.
pci_lock_n	Input		_	<b>PCI Lock Negated</b> Driven by the Bus Master to indicate that an exclusive operation is occurring.

## **SDRAM Control Interface**

sdram_addr_12	Output	L	High	<b>SDRAM Address Bit 12 and Precharge All</b> SDRAM mode: Provides SDRAM address bit 12 (10 on the SDRAM chip) during row address and "pre- charge all" signal during refresh, read and write command.	
sdram_ras_n	Output	Н	High	SDRAM RAS Negated SDRAM mode: Provides SDRAM RAS control signal to all SDRAM banks.	
sdram_cas_n	Output	Н	High	SDRAM CAS Negated SDRAM mode: Provides SDRAM CAS control signal to all SDRAM banks.	
sdram_we_n	Output	Н	High	SDRAM WE Negated SDRAM mode: Provides SDRAM WE control signal to all SDRAM banks.	
sdram_cke	Output	Η	High	SDRAM Clock Enable SDRAM mode: Provides clock enable to all SDRAM banks.	
sdram_cs_n[3:0]	Output	Н	High	<b>SDRAM Chip Select Negated Bus</b> Recommend external pull-up. SDRAM mode: Provides chip select to each SDRAM bank. SODIMM mode: Provides upper select byte enables [7:4].	
sdram_s_n[1:0]	Output	Η	High	SDRAM SODIMM Select Negated Bus SDRAM mode: Not used. SDRAM SODIMM mode: Upper and lower chip selects.	
sdram_bemask_n [3:0]	Output	Н	High	SDRAM Byte Enable Mask Negated Bus (DQM) SDRAM mode: Provides byte enables for each byte lane of all DRAM banks. SODIMM mode: Provides lower select byte enables [3:0].	

Table 1.3 Pin Description for RC32332 (Part 3 of 6)

RC32334 De	evice C	verviev	N	Pin Description Table — RC32332
Name	Туре	Reset State Status	Drive Strength Capability	Description
sdram_245_oe_n	Output	Н	Low	<b>SDRAM FCT245 Output Enable Negated</b> Recommend external pull-up. SDRAM mode: Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to any DRAM bank.
sdram_245_dt_r_n	Output	Z	High	SDRAM FCT245 Direction Transmit/Receive Recommend external pull-up. Uses cpu_dt_r_n. See CPU Core Specific Signals below.
On-Chip Peripheral	s			
dma_ready_n[0]	I/O	Z	Low	DMA Ready Negated Bus Requires external pull-up. Ready mode: Input pin for general purpose DMA channel 0 that can initiate the next datum in the current DMA descriptor frame. Done mode: Input pin for general purpose DMA channel 0 that can terminate the current DMA descriptor frame. dma_ready_n[0] 1st Alternate function PIO[0]; 2nd Alternate function: dma_done_n[0].
pio[7:0]	I/O	See related pins	Low	Programmable Input/Output General purpose pins that can each can be configured as a general purpose input or general purpose out put. These pins are multiplexed with other pin functions: pci_gnt_n[1], spi_mosi, spi_miso, spi_sck, spi_ss_n, uart_rx[0], uart_tx[0], dma_ready_n[0]. Note that pci_gnt_n[1], spi_mosi, spi_sck, and spi_ss_n default to outputs at reset time. The others default to inputs.
uart_rx[0]	I/O	Z	Low	UART Receive Data Bus UART mode: UART channel receives data. uart_rx[0] Alternate function: PIO[2].
uart_tx[0]	I/O	Z	Low	UART Transmit Data UART mode: UART channel send data. Note that this pin defaults to an input at reset time and must be programmed via the PIO interface before being used as a UART output. uart_tx[0] Alternate function: PIO[1].
spi_mosi	I/O	L	Low	SPI Data Output Serial mode: Output pin from RC32332 as an Input to a Serial Chip for the Serial data input stream. In PCI satellite mode, acts as an Output pin from RC32332 that connects as an Input to a Serial Chip for the Serial data input stream for loading PCI Configuration Registers in the RC32332 Reset Initialization Vector PCI boot mode. Defaults to the output direction at reset time. 1st Alternate function: PIO[6]. 2nd Alternate function: pci_eeprom_mdo.
spi_miso	I/O	Z	Low	SPI Data Input Serial mode: Input pin to RC32332 from the Output of a Serial Chip for the Serial data output stream. In PCI satellite mode, acts as an Input pin from RC32332 that connects as an output to a Serial Chip for the Serial data output stream for loading PCI Configuration Registers in the RC32332 Reset Initialization Vector PCI boot mode. 1st Alternate function: PIO[3]. 2nd Alternate function: pci_eeprom_mdi.
spi_sck	I/O	L	Low	SPI Clock Serial mode: Output pin for Serial Clock. In PCI satellite mode, acts as an Output pin for Serial Clock for loading PCI Configuration Registers in the RC323332 Reset Initialization Vector PCI boot mode. Defaults to the output direction at reset time. 1st Alternate function: PIO[5]. 2nd Alternate function: pci_eeprom_sk.
spi_ss_n	I/O	Н	Low	<b>SPI Chip Select</b> Output pin selecting the serial protocol device as opposed to the PCI satellite mode EEPROM device. Alternate function: PIO[4]. Defaults to the output direction at reset time.

Table 1.3 Pin Description for RC32332 (Part 4 of 6)

RC32334 Device Overview			N	Pin Description Table — RC32332		
Name	Туре	Reset State Status	Drive Strength Capability	Description		
CPU Core Specific	Signals	•				
cpu_nmi_n	Input		_	<b>CPU Non-Maskable Interrupt</b> Requires external pull-up. This interrupt input is active low to the CPU.		
cpu_masterclk	Input		_	CPU Master System Clock Provides the basic system clock.		
cpu_int_n[1:0]	Input		_	<b>CPU Interrupt</b> Requires external pull-up. These interrupt inputs are active low to the CPU.		
cpu_coldreset_n	Input	L	_	<b>CPU Cold Reset</b> This active-low signal is asserted to the RC32332 after V <sub>cc</sub> becomes valid on the initial power-up. The Reset initialization vectors for the RC32332 are latched by cold reset.		
cpu_dt_r_n	Output	Z	_	<b>CPU Direction Transmit/Receive</b> This active-low signal controls the DT/R pin of an optional FCT245 transceiver bank. It is asserted during read operations. 1st Alternate function: mem_245_dt_r_n. 2nd Alternate function: sdram_245_dt_r_n.		
JTAG Interface Sig	gnals	I.	I			
jtag_tck	Input		_	JTAG Test Clock Requires external pull-down. An input test clock used to shift into or out of the Boundary-Scan register cells. jtag_tck is independen the system and the processor clock with nominal 50% duty cycle.		
jtag_tdi, ejtag_dint_n	Input		_	JTAG Test Data In Requires an external pull-up on the board. On the rising edge of jtag_tck, serial input data are shifted into either the Instruction or Data register, depending on the TAP controller state. During Real Mode, this input is used as an interrupt line to stop debug unit from Real Time mode and return the debug unit back to Run Time Mode (standard JTAG) Requires an external pull-up on the board. This pin is also used as the ejtag_dint_n signal in the EJT/ mode.		
jtag_tdo, ejtag_tpc	Output	Z	High	JTAG Test Data Out The jtag_tdo is serial data shifted out from instruction or data register on the falling edge of jtag_tck. Wh no data is shifted out, the jtag_tdo is tri-stated. During Real Time Mode, this signal provides a non- sequential program counter at the processor clock or at a division of processor clock. This pin is also us as the ejtag_tpc signal in the EJTAG mode.		
jtag_tms	Input			JTAG Test Mode Select Requires external pull-up. The logic signal received at the jtag_tms input is decoded by the TAP controller to control test operatio jtag_tms is sampled on the rising edge of the jtag_tck.		
jtag_trst_n	Input	L	_	JTAG Test Reset When neither JTAG nor EJTAG are being used, jtag_trst_n must be driven or pulled low, or the jtag_tms/ ejtag_tms signals must be pulled up and jtag_clk actively clocked.		
ejtag_dclk	Output	Z	_	EJTAG Test Clock Processor Clock. During Real Time Mode, this signal is used to capture address and data from the		

Table 1.3 Pin Description for RC32332 (Part 5 of 6)

ejtag\_tpc signal at the processor clock speed or any division of the internal pipeline.

RC32334 Device Overview

Pin Description Table — RC32332

RC32334 Device Overview			N	Pin Description Table — RC32332	
Name	Туре	Reset State Status	Drive Strength Capability	Description	
ejtag_pcst[2:0]	I/O	Z	Low	EJTAG PC Trace Status Information         111 (STL) Pipe line Stall         110 (JMP) Branch/Jump forms with PC output         101 (BRT) Branch/Jump forms with no PC output         100 (EXP) Exception generated with an exception vector code output         011 (SEQ) Sequential performance         010 (TST) Trace is outputted at pipeline stall time         001 (TSQ) Trace trigger output at performance time         000 (DBM) Run Debug Mode         Alternate function: modebit[2:0].	
ejtag_debugboot	Input		_	<b>EJTAG DebugBoot</b> Requires an external pull-down. The ejtag_debugboot input is used during reset and forces the CPU core to take a debug exception at the end of the reset sequence instead of a reset exception. This enables the CPU to boot from the ICE profive without having the external memory working. This input signal is level sensitive and is not latched inter- nally. This signal will also set the JtagBrk bit in the JTAG_Control_Register[12].	
ejtag_tms	Input		_	EJTAG Test Mode Select Requires an external pull-up. The ejtag_tms is sampled on the rising edge of jtag_tck.	
Debug Signals					
debug_cpu_dma_n	I/O	Z	Low	Debug CPU versus DMA Negated Assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction was generated from the CPU. De-assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction was generated from DMA. Alternate function: modebit[6].	
debug_cpu_ack_n	I/O	Z	Low	Debug CPU Acknowledge Negated Indicates either a data acknowledge to the CPU or DMA. Alternate function: modebit[4].	
debug_cpu_ads_n	I/O	Z	Low	<b>Debug CPU Address/Data Strobe Negated</b> Assertion indicates that either a CPU or a DMA transaction is beginning and that the mem_data[31:4] bus has the current block address. Alternate function: modebit[5].	
debug_cpu_i_d_n	I/O	Z	Low	Debug CPU Instruction versus Data Negated Assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU or DMA data transaction. De-assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU instruction transaction. Alternate function: modebit[3].	

Table 1.3 Pin Description for RC32332 (Part 6 of 6)

#### **RC32334 Device Overview**

# Logic Diagram — RC32334




Figure 1.5 Logic Diagram for RC32334

#### **RC32334 Device Overview**

# Logic Diagram — RC32332




Figure 1.6 Logic Diagram for RC32332

# Typical RC32334 Memory Map

The RC32334 divides the physical address range into 12 distinctive regions and decodes the address generated by the CPU to determine which region is being accessed. The RC32334 integrated processor allows rearrangement of the memory map for particular embedded applications such as systems with SRAM main memory. Typical RC32334 systems use the following memory map.

Physical Address Range		Max. Size	Port Size Region <sup>1</sup>	RC32334 Region Description
0000_0000	0FFF_FFFF	256MB	A,B,C,D	DRAM 0,1,2,3 (16MB typical)
1000_0000	11FF_FFFF	32MB	E	MEM/IO 2 (8MB typical)
1200_0000	13FF_FFFF	32MB	E	MEM/IO 3 (8MB typical)
1400_0000	15FF_FFFF	32MB	F	MEM/IO 4 (8MB typical)
1600_0000	17FF_FFFF	32MB	F	MEM/IO 5 (8MB typical)
1800_0000	1BFF_FFFF	64MB	G	RC32334 Internal Registers
1C00_0000	1FFF_FFFF	64MB	Н	MEM/IO 0 (4MB typical)
2000_0000	23FF_FFFF	64MB	I	MEM/IO 1 (8MB typical)
4000_0000	5FFF_FFF	512MB	J	PCI Memory Space 1 (256MB typical)
6000_0000	7FFF_FFFF	512MB	K	PCI Memory Space 2 (256MB typical)
8000_0000	FF1F_FFFF	2034MB	0	Reserved, undecoded. If accesses are made to this region, the RC32334 will return a bus error.
FF20_0000	FF2F_FFFF	1MB	0	Reserved for RC32334 EJTAG interface Probe Mem- ory.
FF30_0000	FFFF_FFFF	13MB	0	Reserved for RC32334 on-chip EJTAG interface reg- isters.

#### Table 1.4 RC32334 Typical Memory Map

<sup>1.</sup> Multiple memory regions may need to be placed within the larger RISCore 32300 port size regions.

**Note:** Typical values are values a programmer might use. They are not necessarily the default values at reset.

# **RC32334 Internal Register Map Addresses and Definitions**

**Important User's Note:** If required, the internal register addresses listed below can be changed by the reset initialization mode—from base 1800\_0000 to base 1900\_0000. Non-boot mode, PCI-boot mode, and Standard-boot mode sequence settings are provided in the Reset group of the RC32334 Pin Descriptions, Table 1.2.

This section does not include the RC32300 CPU core internal registers. For more details on the RC32300 CPU core registers, see Chapter 2, which describes the registers inside of the CPU core.

#### **BIU Control Registers**

The BIU Control registers are special interface registers used to control the bus access and bus error functions of the interface unit.

Base Address	<b>Register Function</b>	Offset Address	Effective Address	
	BTA Register	00		
1800_0000	Address Latch Timing Register	04	Base + Offset	
	Arbitration Register	08		
	BusError Control Register	10		
1800 0000	BusError Address Register	14	Base + Offset	
	SysID Register	18		

Table 1.5 Internal Address Map for BIU Control Registers

#### **Base Address and Base Mask Registers**

These registers are used to select the address to be decoded for memory banks 0,1, 2 or 3. The base address registers determine the starting location of a particular memory chip select, and the mask registers are used for address bit comparison and chip select activation. Functional descriptions of these registers are provided in Chapters 9 and 11.

Base Address	Register Function	Offset Address	Effective Address
	Memory Base Address Register for Bank 0	80	
	Memory Base Mask Register for Bank 0	84	
	Memory Base Address Register for Bank 1	88	
	Memory Base Mask Register for Bank 1	8C	Base + Offset
	DRAM Base Address Register for Bank 0	C0	
	DRAM Base Mask Register for Bank 0	C4	
1800_0000	DRAM Base Address Register for Bank 1	C8	
	DRAM Base Mask Register for Bank 1	CC	
	DRAM Base Address Register for Bank 2	D0	
	DRAM Base Mask Register for Bank 2	D4	
	DRAM Base Address Register for Bank 3	D8	
	DRAM Base Mask Register for Bank 3	DC	1

Table 1.6 Internal Address Map for Memory and DRAM Base Address and Base Mask Registers

#### **Memory Control Registers**

These registers provide control of the memory resource options, such as type, size, and wait-state assertion for banks 0 through 5. Register definitions and descriptions are provided in Chapter 10, Memory Controller.

Base Address	<b>Register Function</b>	Offset Address	Effective Address
	Memory Control Register Bank 0	00	
	Memory Control Register Bank 1	04	•
1800_0200	Memory Control Register Bank 2	08	Base + Offset
	Memory Control Register Bank 3	0C	•
	Memory Control Register Bank 4	10	•
1	Memory Control Register Bank 5	14	

Table 1.7 Internal Address Map for Memory Control Registers

#### **DRAM Memory Controller Registers**

These registers direct control of the DRAM resources. Resource specific definitions and descriptions are included in Chapter 11, Synchronous DRAM Controller.

Base Address	Register Function	Offset Address	Effective Address
4000 0000	SDRAM Control Register	00	D 011 1
1800_0300	Reserved	10	Base + Offset

Table 1.8 Internal Address Map for DRAM Memory Controller Registers

#### **Expansion Interrupt Registers**

These register groups manage the interrupts. Each grouping has 3 registers: interrupt pending, interrupt mask and interrupt clear. The register function is the same from group to group; however, each interrupt is group specific. Register definitions are provided in Chapter 14, Expansion Interrupt Controller.

Base Address	<b>Register Function</b>	Offset Address	Effective Address	
	Expansion Interrupt Pending Register 0	00		
1800 0500	Expansion Interrupt Mask Register 0	04	Base + Offset	
	Expansion Interrupt Clear Register 0	08		
	Expansion Interrupt Pending Register 1	10		
1800 0500	Expansion Interrupt Mask Register 1	14	Base + Offset	
1000_0000	Expansion Interrupt Clear Register 1	18		
	Expansion Interrupt Pending Register 2	20		
1800_0500	Expansion Interrupt Mask Register 2	24	Base + Offset	
	Expansion Interrupt Clear Register 2	28		

 Table 1.9 Internal Address Mapping of Expansion Interrupt Registers (Part 1 of 2)

**RC32334 Internal Register Map Addresses and Definitions** 

## Notes

Base Address	Register Function	Offset Address	Effective Address
1800_0500	Expansion Interrupt Pending Register 3	30	
	Expansion Interrupt Mask Register 3	34	Base + Offset
	Expansion Interrupt Clear Register 3	38	
	Expansion Interrupt Pending Register 4	40	
1800_0500	Expansion Interrupt Mask Register 4	44	Base + Offset
	Expansion Interrupt Clear Register 4	48	
	Expansion Interrupt Pending Register 5	50	
1800_0500	Expansion Interrupt Mask Register 5	54	Base + Offset
	Expansion Interrupt Clear Register 5	58	
	Expansion Interrupt Pending Register 6	60	
1800_0500	Expansion Interrupt Mask Register 6	64	Base + Offset
1000_0000	Expansion Interrupt Clear Register 6	68	Base a cheet
	Expansion Interrupt Pending Register 7	70	
1800_0500	Expansion Interrupt Mask Register 7	74	Base + Offset
1000_0000	Expansion Interrupt Clear Register 7	78	Babe · Oneot
	Expansion Interrupt Pending Register 8	80	Base + Offset
1800_0500	Expansion Interrupt Mask Register 8	84	
1000_0000	Expansion Interrupt Clear Register 8	88	
	Expansion Interrupt Pending Register 9	90	
1800_0500	Expansion Interrupt Mask Register 9	94	Base + Offset
1000_0000	Expansion Interrupt Clear Register 9	98	Buccia check
	Expansion Interrupt Pending Register 10	A0	
1800_0500	Expansion Interrupt Mask Register 10	A4	Base + Offset
1000_0000	Expansion Interrupt Clear Register 10	A8	Babe · Cheet
	Expansion Interrupt Pending Register 11	B0	
1800_0500	Expansion Interrupt Mask Register 11	B4	Base + Offset
1000_0000	Expansion Interrupt Clear Register 11	B8	Base - Onser
	Expansion PCI Interrupt Pending Register 12	C0	
1800_0500	Expansion PCI Interrupt Mask Register 12	C4	Base + Offset
1000_0000	Expansion PCI Interrupt Clear Register 12	C8	Base - Onser
	Expansion Interrupt Pending Register 13	D0	
1800_0500	Expansion Interrupt Mask Register 13	D4	Base + Offset
1000_0000	Expansion Interrupt Clear Register 13	D8	
	Expansion Interrupt Pending Register 14	E0	
1800_0500	Expansion Interrupt Mask Register 14	E4	Base + Offcot
1000_0000	Expansion Interrupt Clear Register 14	E8	Base + Offset

Table 1.9 Internal Address Mapping of Expansion Interrupt Registers (Part 2 of 2)

#### **Programmable I/O Registers**

These registers allow I/O programmability between internal peripheral and general purpose functions. Register definitions and user operations are provided in Chapter 15, Programmable I/O (PIO) Controller.

Base Address	Register Function	Offset Address	Effective Address
	PIO Data Register 0	00	
1800 0600	PIO Direction Control Register 0	04	Base + Offset
	PIO Effect Select Control Register 0	08	
	PIO New Feature Register 0	0C	
1800_0610	PIO Data Register 1	00	
	PIO Direction Control Register 1	04	
	PIO Effect Select Control Register 1	08	
	PIO New Feature Register 1	0C	

Table 1.10 Internal Address Mapping of Programmable I/O Registers

#### **Timer Controller Registers**

These registers provide user programmability between the RC32334's real-time and time-slice clock functions. Five dedicated timer functions are also programmed through the separate count, compare and control registers. Register definitions and functional overview information is provided in Chapter 16, Timer Controller.

Base Address	<b>Register Function</b>	Offset Address	Effective Address
	Timer Control Register 0 (32 bits)	00	
1800_0700	Timer Count Register 0	04	Base + Offset
_	Timer Compare Register 0	08	
	Timer Control Register 1 (32-bits)	00	
1800 0710	Timer Count Register 1	04	Base + Offset
	Timer Compare Register 1	08	
	Timer Control Register 2 (32-bits)	00	Base + Offset
1800 0720	Timer Count Register 2	04	
	Timer Compare Register 2	08	
	Timer Control Register 3 for WatchDog (32-bits)	00	
1800_0730	Timer Count Register 3 for WatchDog	04	Base + Offset
_	Timer Compare Register 3 for WatchDog	08	
	Timer Control Register 4 for CPU BusTimeOut (BusError) (16-bits)	00	
1800_0740	Timer Count Register 4 for CPU BusTimeOut	04	Base + Offset
	Timer Compare Register 4 for CPU BusTimeOut	08	1

Table 1.11 Internal Address Mapping of Timer Controller Registers (Part 1 of 2)

Base Address	Register Function	Offset Address	Effective Address
	Timer Control Register 5 for IP BusTimeout (BusError) (16-bits)	00	
1800_0750	Timer Count Register 5 for IP BusTimeout	04	Base + Offset
	Timer Compare Register 5 for IP BusTimeout	08	
	Timer Control Register 6 for DramRefresh (16- bits)	00	
1800_0760	Timer Count Register 6 for DramRefresh	04	Base + Offset
	Timer Compare Register 6 for DramRefresh	08	
	Timer Control Register 7 for WarmReset (8-bits)	00	
1800_0770	Timer Count Register 7 for WarmReset	04	Base + Offset
	Timer Compare Register 7 for WarmReset	08	

 Table 1.11
 Internal Address Mapping of Timer Controller Registers (Part 2 of 2)

## **UART Control Registers**

These registers enable UART functionality such as interrupt indication, data flow modes, and data receive/transmit formats. Programming the PIO controller (see Chapter 15) enables the RC32334's two identical 16550 compatible UARTs. UART registers are defined and described in more detail in Chapter 17, UART Controller.

Base Address	Register Function	Offset Address	Effective Address
UART 0			
	Receiver Buffer Register / Transmitter Holding Register, DLAB = 0	00	
	Interrupt Enable Register, DLAB = 0	04	
	Baud Divisor Latch, LS, DLAB = 1	00	
	Baud Divisor Latch, MS, DLAB = 1	04	
1800_0800	Interrupt Identity Register / Buffer Control Register	08	Base + Offset
	Line Control Register	0C	
	MODEM Control Register	10	
	Line Status Register	14	
	MODEM Status Register	18	1
	Scratch Register	1C	

Table 1.12 Internal Address Mapping of UART 0 Registers

Base Address	<b>Register Function</b>	Offset Address	Effective Address
UART 1			
	Receiver Buffer Register / Transmitter Holding Regis- ter, DLAB = 0	00	Base + Offset
	Interrupt Enable Register, DLAB = 0	04	
	Baud Divisor Latch, 8 LSB, DLAB = 1	00	
	Baud Divisor Latch, 8 MSB, DLAB = 1	04	
1800_0820	Interrupt Identity Register / Buffer Control Register	08	
	Line Control Register	0C	
	MODEM Control Register	10	
	Line Status Register	14	
	MODEM Status Register	18	
	Scratch Register	1C	

Table 1.13 Internal Address Mapping of UART 1 Registers

**Note:** Table 1.13 does not apply to the RC32332.

## **Serial Peripheral Interface Registers**

These registers enable SPI functionality. For more detailed information, see Chapter 18, "Serial Peripheral Interface."

Base Address	Register	Offset Address	Effective Address
1800_0900	Serial Peripheral Clock Divisor/Prescalar Register (SPCNT)	00	Base + Offset
	Serial Peripheral Control Register (SPCNTL)	04	
	Serial Peripheral Status Register (SPSR)	08	
	Serial Peripheral Data I/O Register (SPDR)	0C	

Table 1.14 Internal Address Mapping of SPI Registers

#### **DMA Control Registers**

These registers determine channel usage, data transfer modes, and descriptor ownership of the four general purpose DMA channels. As programmed, each channel can move data between the source and destination ports, such as system memory, PCI, or I/O devices. Chapter 13 provides detailed programming information for the DMA registers.

Base Address	<b>Register Function</b>	Offset Address	Effective Address
DMA Channel 0	·		
	Ch0 Configuration Register	00	
1800_1400	Ch0 Base Descriptor Address Register	04	- Base + Offset
	Ch0 Current Address Register	08	
	Ch0 Status/BlockSize Register	10	
	Ch0 Source Address Register	14	
	Ch0 Destination Address Register	18	
	Ch0 Next Descriptor Address Register	1C	

Table 1.15 Internal Address Mapping of DMA Channel 0 Registers

Base Address	<b>Register Function</b>	Offset Address	Effective Address
DMA Channel 1			
	Ch1 ConfigurationRegister	00	
	Ch1 Base Descriptor Address Register	04	- Base + Offset
	Ch1 Current Address Register	08	
1800_1440	Ch1 Status/BlockSize Register	10	
	Ch1 Source Address Register	14	
	Ch1 Destination Address Register	18	
	Ch1 Next Descriptor Address Register	1C	

 Table 1.16 Internal Address Mapping of DMA Channel 1 Registers

Base Address	<b>Register Function</b>	Offset Address	Effective Address
DMA Channel 2	·		
	Ch2 Configuration Register	00	
	Ch2 Base Descriptor Address Register	04	Base + Offset
1000 1000	Ch2 Current Address Register	08	
1800_1900	Ch2 Status/BlockSize Register	10	
	Ch2 Source Address Register	14	
	Ch2 Destination Address Register	18	
	Ch2 Next Descriptor Address Register	1C	

Table 1.17 Internal Address Mapping of DMA Channel 2 Registers

## **RC32334 Internal Register Map Addresses and Definitions**

## Notes

Base Address	<b>Register Function</b>	Offset Address	Effective Address
DMA Channel 3	·		·
	Ch3 Configuration Register	00	
	Ch3 Base Descriptor Address Register	04	Base + Offset
1000 1010	Ch3 Current Address Register	08	
1800_1940	Ch3 Status/BlockSize Register	10	
	Ch3 Source Address Register	14	
	Ch3 Destination Address Register	18	
	Ch3 Next Descriptor Address Register	1C	

Table 1.18 Internal Address Mapping of DMA Channel 3 Registers

## **PCI Interface Control Registers**

These registers configure system functions or modes and provide access to local memory via the PCI bus. More detailed register definitions and descriptions are provided in Chapter 12, PCI Interface Controller.

Base Address	Register Function	Offset Address	Effective Address
1800_0500	PCI Controller Interrupt Pending Register 11	B0	Base + Offset
1800_0500	PCI Controller Interrupt Mask Register 11	B4	
1800_0500	PCI Controller Interrupt Clear Register 11	B8	
1800_0500	CPU to PCI Mailbox Interrupt Pending Register 12	C0	
1800_0500	CPU to PCI Mailbox Interrupt Mask Register 12	C4	
1800_0500	CPU to PCI Mailbox Interrupt Clear Register 12	C8	
1800_0500	PCI to CPU Mailbox Interrupt Pending Register 13	D0	
1800_0500	PCI to CPU Mailbox Interrupt Mask Register 13	D4	
1800_0500	PCI to CPU Mailbox Interrupt Clear Register 13	D8	
1800_2000	New Feature Register	0A0	
1800_2000	PCI Target Control Register	0A4	
1800_2000	PCI Memory and I/O Space 1 Base Register	0B0	
1800_2000	PCI Memory and I/O Space 2 Base Register	0B8	
1800_2000	PCI Memory and I/O Space 3 Base Register	0C0	
1800_2000	PCI Memory and I/O Space 4 Base Register	0C8	
1800_2000	PCI Arbitration Register	0E0	1
1800_2000	PCI CPU Space1 Base Register	0E8	1
1800_2000	PCI CPU Space 2 Base Register	0F4	1
1800_2000	PCI CPU Space 3 Base Register	100	1

Table 1.19 Internal Address Mapping of PCI Interface Control Registers (Part 1 of 2)

## **RC32334 Device Overview**

## Notes

Base Address	<b>Register Function</b>	Offset Address	Effective Address
1800_2000	PCI CPU Space 4 Base Register	10C	Base + Offset
1800_2000	PCI Configuration Address Register	CF8	1
1800_2000	PCI Configuration Data Register	CFC	

**RC32334 Internal Register Map Addresses and Definitions** 

Table 1.19 Internal Address Mapping of PCI Interface Control Registers (Part 2 of 2)

# RC32300 CPU Core



Notes

## Introduction

Targeted to a variety of software intensive embedded applications, the RC32334 is a member of the Integrated Device Technology, Inc. (IDT) RISController series of Embedded Microprocessors. It is based on the RC32300 CPU core. The RISCore 32300 CPU core continues IDT's tradition of high-performance through high-speed pipelines, high-bandwidth caches and bus interface, MIPS application specific architectural extensions.

The RC32334 supports a wide variety of embedded processor-based applications, such as communications equipment (low-end routers, gateways, switches, cellular base stations) and digital consumer systems (internet appliances).

# **Performance Overview**

The RC32334 brings RISCore 4000 family performance levels to lower cost systems. High performance is preserved by retaining large on-chip two-way set-associative caches, a streamlined high-speed pipeline, high-bandwidth and facilities such as early restart for data cache misses.

An array of development tools as well as integrated in-circuit emulation support facilitates rapid development of RC32334-based systems, allowing a wide variety of customers to take advantage of the processor's high-performance capabilities while maintaining short time-to-market goals. Also, being upwardly software compatible with the RISCore 3000 family, the RC32334 will serve in many of the same applications. The RC32334 also supports applications that require integer digital signal processing (DSP) functions.

# **RC32300 CPU Core Features**

- High-performance embedded 32-bit RISCore 32300 microprocessor
  - Based on Enhanced MIPS-II RISC architecture
  - <sup>-</sup> Scalar 5-stage pipeline minimizes branch and load delays
- Enhanced MIPS-II instruction set architecture
- MIPS-IV compatible conditional move instructions
- MIPS-IV superset PREF (prefetch) instruction
- Fast multiplier with atomic multiply-add, multiply-sub
- Count leading zero/one instructions
- Large, efficient on-chip caches
- Separate 8kB Instruction cache and 2kB Data cache
- 2-way set associative
- Write-back and write-through support on a per page basis
- Optional cache locking, with per line resolution, to facilitate deterministic response
- Simultaneous instruction and data fetch in each clock cycle
- Flexible RC4000 compatible MMU with 32-page TLB
  - Variable page size
- Enhanced write algorithm support
- Variable number of locked entries
- No performance penalty for address translation
- Improved real-time support
  - Fast interrupt decode
- Low-power operation
- Active power management: powers down inactive units
- Enhanced JTAG interface for system debug using external, low-cost in-circuit emulator (ICE) equipment

- On-chip debug port (compatible with EJTAG standard)
- MIPS architecture ensures applications software compatibility throughout the RISController series of embedded processors, and availability of a broad range of complementary hardware and software products from third parties.

# **RC32300 CPU Overview**

The RC32300 CPU core has a level of integration designed for high-performance and high bandwidth computing. Key elements of the CPU core are illustrated in the block diagram provided in Figure 2.1. An overview on these features follows, with more detailed explanations provided in subsequent chapters.





Figure 2.1 RC32300 CPU Core Block

## **CPU Registers**

The RC32300 CPU core includes thirty-two general-purpose 32-bit registers. These registers are used for scalar integer operations and address calculation.

The register file consists of two read ports and two write ports, and it is fully bypassed to minimize operation latency in the pipeline.



#### Figure 2.2 RC32300 Registers

- Two of the CPU general purpose registers have the following assigned functions:
- r0 is hardwired to a value of zero and can be used as the target register for any instruction whose result is to be discarded. r0 can also be used as a source when a zero value is required.

 r31 is used as an implicit return destination address register by the JAL and BAL series of instructions.

Also, two multiply/divide registers (HI/LO) store the product of integer multiply operations or the quotient (in LO) and remainder (in HI) of integer divide operations. The RISCore 32300 CPU core does not have a Program Status Word (PSW) register, so the function traditionally covered by PSW is handled by the Cause and Status registers in the System Control Coprocessor (CPO). CPO also has a number of special purpose registers that are used in conjunction with the memory management system and during exception processing.

The RISCore 32300 implements the Enhanced MIPS-II instruction set architecture (ISA) whose features include:

- PREF operation, with various hint subfields
- Conditional move instructions
- MAD, MUL and MSUB instructions incorporated in the integer multiply units, used to perform multiply accumulate and multiply subtract operations
- Count Leading Ones (CLO) and Count Leading Zeros (CLZ) instructions.

These features come together to make the controller well suited to applications requiring the use of some DSP algorithms.

## Configuration

During hardware reset, the RC32300's byte ordering is configurable into either a *big-endian* or *little-endian* convention. When configured as a big-endian system, byte 0 is always the most significant (left-most) byte in a word (see Figure 2.3). However, when configured as a little-endian system, byte 0 is always the least significant (rightmost) byte in a word (see Figure 2.4).

Address	Big-Endian Byte Ordering							Word	
<b>↑</b>	31	24	23	16	15	8	7	0	Address
		8		9		A		В	8
		4		5		8		7	4
		0		1		2		3	0
		Figur	e 2.3 Big-	Endian By	te Order	ing Con	vention	1	
Higher Address		Figur	e 2.3 Big- Little-E	_				1	Word
Higher Address	31	Figur 24	_	_				0	
Higher Address	31		Little-E	Indian I	<b>Byte O</b>	rderin	ng		
Higher Address	31	24	Little-E	<b>Endian I</b> 16	<b>3yte O</b>	rderin 8	ng	0	Address
Address	31	24 B	Little-E	<b>Endian I</b> 16 A	<b>3yte O</b>	rderin 8 9	ng	0	Address 8
Higher Address	*	24 B 7 3 Least sig	Little-E	Endian I 16 A 6 2 vte (LSB)	Byte O	rderin 8 9 5 1 est addr	ng 7	0 8 4	Address 8 4

# **CP0 Considerations**

CP0 is responsible for address translation as well as cache attribute and exception management, and in the MIPS architecture, CP0 functions are allowed to vary by implementation. The RC32334 implements an RISCore 4000 family compatible CP0. Specific details on the CP0 registers implemented by the RC32300 are provided in Chapter 6, CPU Exception Processing.

# **Memory Management Unit (MMU)**

The RC32334's MMU is modeled after the MMU found in the RISCore 4000 family and includes the Translation Lookaside Buffer (TLB). This MMU offers the following advantages, relative to the traditional RISCore 3000 family MMU:

- Variable page size
- Enhanced Write Algorithm support
- Mapping of a larger portion of the virtual address space
- Variable number of locked entries

# **On-chip Instruction and Data Caches**

The RC32300 CPU core incorporates separate instruction (I-cache) and data caches (D-cache) that can be accessed in a single processor cycle. Each cache has its own 32-bit data path and can be accessed in the same pipeline clock cycle. The RC32300 CPU core supports a cache-locking feature, which is implemented on a "per-line basis," enabling the system designer to maximize the system's cache efficiency.

# **Power Reduction Mode**

The RISCore 32300 is a static design and supports a WAIT instruction that is designed to signal the rest of the chip that execution and clocking should be halted, reducing system power consumption during idle periods.

## **Standby Mode Operation**

Executing the WAIT instruction enables interrupts and enters Standby Mode. When the WAIT instruction finishes the W pipe-stage, if the bus is currently idle, the internal clocks will shut down, thus freezing the pipeline. The PLL, internal timer, and some of the input pins (cpu\_nmi\_n, cpu\_int\_n[5:4], [2:0], cpu\_coldreset\_n) will continue to run. If the internal IP bus is not idle when the WAIT instruction finishes the W pipe-stage, the WAIT is treated as a NOP. Once the CPU enters Standby Mode, any interrupt, including the internally generated timer interrupt, will cause the CPU to exit Standby Mode.



# **CPU Instruction Set Overview**

Notes

## Introduction


This chapter provides a general overview on the three CPU instruction set formats of the MIPS architecture: Immediate, Jump, and Register. For descriptions of the new instruction sets implemented in this device, refer to Appendix A, RC32300 CPU Core Enhancements to MIPS II ISA, in this manual. For more details on a specific CPU core instruction, refer to the *IDT MIPS Microprocessor Family Software Developer's Guide, Version 1.0*, December 1998.

# **CPU Instruction Formats**

Each CPU instruction consists of a single 32-bit opcode, aligned on a word (4-byte) boundary. As shown in Figure 3.1, there are three CPU instruction formats:

- Immediate (I-type)
- Jump (J-type)
- Register (R-type)

Limiting instruction format types to three simplifies instruction decoding (thus higher frequency operations) and allows the compiler to synthesize more complicated (and less frequently used) operations and addressing modes.



#### Figure 3.1 CPU Instruction Formats

For all MIPS processors, system control is implemented as Coprocessor 0 (CP0), the System Control Coprocessor. In the MIPS architecture, coprocessor instructions are implementation dependent. For detailed descriptions of individual Coprocessor 0 instructions, refer to the *IDT MIPS Microprocessor Family Software Developer's Guide*.

# Load and Store Instructions (I-type)

Load and store are immediate (I-type) instructions that move data between memory and the general registers. The only addressing mode that load and store instructions directly support is *base register plus* 16-bit signed immediate offset.

### **Scheduling a Load Delay Slot**

A load instruction that does not allow its result to be used by the instruction immediately following is called a *delayed load instruction*. The instruction slot immediately following this delayed load instruction is referred to as the *load delay slot*.

In the RC32334 processor, the instruction immediately following a load instruction can request the contents of the loaded register; however, in such cases, hardware interlocks may insert additional real cycles. Consequently, scheduling load delay slots can be desirable, both for performance and RC3000 processor family (e.g., R3051) compatibility. However, the scheduling of load delay slots is not absolutely required.

## **Defining Access Types**

Access type indicates the size of an RC32334 processor data item to be loaded or stored, set by the load or store instruction opcode. Access types are defined in the *IDT MIPS Microprocessor Family Software Developer's Guide*.

Regardless of access type or byte ordering (endianness), the address given specifies the low-order byte in the addressed field. For a big-endian configuration, the low-order byte is the most-significant byte; for a little-endian configuration, the low-order byte is the least-significant byte.

The access type, together with the three low-order bits of the address, define the bytes accessed within the addressed doubleword, which is shown in Table 3.1. Only the combinations shown in this table are permitted. Other combinations will cause address error exceptions.

	Low Order			Bytes Accessed							
Access Type Mnemonic ( <i>Valu</i> e)	Address Bits210		Big Endian (310) Byte			Little Endian (310) Byte					
Word (3)	0	0	0	0	1	2	3	3	2	1	0
Triplebyte (2)	0	0	0	0	1	2			2	1	0
	0	0	1		1	2	3	3	2	1	
Halfword (1)	0	0	0	0	1					1	0
	0	1	0			2	3	3	2		
Byte ( <i>0</i> )	0	0	0	0							0
	0	0	1		1					1	
	0	1	0			2			2		
	0	1	1				3	3			

Table 3.1 Permitted Address Combinations

## **Computational Instructions (R-type and I-type)**

Computational instructions can be in either the register (R-type) or immediate (I-type) formats. In the Rtype format, both operands are registers; in the I-type format, one operand is a 16-bit immediate.

Computational instructions perform arithmetic, logical, shift, multiply, and divide operations on register values and fit in the following four categories:

- ALU Immediate instructions
- Three-Operand Register-Type instructions
- Shift instructions
- Multiply and divide instructions

### **Operations with 32-bit Operands**

Operands to 32-bit operand opcodes must be in sign-extended form. 32-bit operand opcodes include all non-doubleword operations, such as: ADD, ADDU, SUB, SUBU, ADDI, SLL, SRL, SRA, SLLV, etc. The result of operations that use incorrect sign-extended 32-bit values is unpredictable.

#### **Cycle Timing for Multiply and Divide Instructions**

If necessary, RC32334 hardware *interlocks* to allow complete execution of the multiply and divide instructions. For example, MFHI and MFLO instructions are interlocked so that any attempt to read or execute them prior to the completion of previously issued multiply or divide instructions will be delayed.

Table 3.2 lists the number of processor cycles (PCycles) required to resolve an interlock or stall between various multiply or divide instructions and a subsequent MFHI or MFLO instruction. Specific details on the MFHI or MFLO instructions are provided in the *IDT MIPS Microprocessor Family Software Developer's Guide.* 

Opcode	Operand Size	Latency <sup>1</sup>	Repeat <sup>2</sup>	Stall <sup>3</sup>
MULT/U, MAD/U,	16-bit	3	2	0
MSUB/U	32-bit	4	3	0
	16-bit	3	2	1
MUL	32-bit	4	3	2
DIV, DIVU	any	36	36	0
CLZ	32-bit	1	1	0
CLO	32-bit	1	1	0

#### Table 3.2 Performance Levels of MUL/DIV and New Instructions

<sup>1.</sup> Latency refers to the number of cycles before a result is available.

<sup>2.</sup> Repeat refers to the number of cycles before an operation can be re- issued.

<sup>3.</sup> Stall refers to the number of cycles that the CPU delays the pipeline.

# **Jump & Branch Instructions (J-type and R-type)**

Jump and Branch instructions change a program's control flow. All jump and branch instructions occur with a delay of one instruction: The instruction immediately following the jump or branch (known as the instruction in the *delay slot*) always executes while the target instruction is being fetched from storage.

#### **Overview of Jump Instructions**

Subroutine calls in high-level languages are usually implemented with Jump or Jump and Link instructions, both of which are J-type instructions. In the J-type format, the 26-bit target address shifts left 2 bits and combines with the high-order 4 bits of the current program counter to form an absolute address.

Returns, dispatches, and large cross-page jumps are usually implemented with the Jump Register or Jump and Link Register instructions (both of which are R-type instructions that take the 32-bit or 64-bit byte address contained in one of the general purpose registers).

#### **Overview of Branch Instructions**

A branch instruction is a jump to a specified memory location and has an architectural delay of one instruction. All branch instruction target addresses are computed by adding the address of the instruction in the delay slot to the 16-bit *offset* (shifts left 2 bits and is sign-extended to 32 bits).

When a branch is taken, the instruction immediately following the branch instruction, in the branch delay slot, is executed before the branch to the target instruction takes place. There are two versions of Conditional branches, and each one treats the instruction in the delay slot differently. The "branch" instructions will execute the instruction in the delay slot, but the "branch likely" instructions do not. If a conditional branch likely is not taken, the instruction in the delay slot is nullified. For regular conditional branches, the delay slot is always executed.

## **Special Instructions (R-type)**

Special instructions allow the software to initiate traps. Trap instructions cause exceptions conditionally based upon the result of a comparison. These special instructions are always R-type. For more information about special instructions, refer to the individual instruction as described in the *IDT MIPS Microprocessor Family Software Developer's Guide*.

## **Exception Instructions**

Exception instructions are extensions to the MIPS ISA and cause an exception that will transfer control to a software exception handler in the kernel. System call and breakpoint instructions cause exceptions unconditionally. For more information about specific exception instructions, refer to the individual instruction as described in the *IDT MIPS Microprocessor Family Software Developer's Guide*.

# **Coprocessor Instructions (I-type)**

Coprocessor instructions perform operations in their respective coprocessors. Coprocessor loads and stores are l-type, and coprocessor computational instructions have coprocessor-dependent formats.

CP0 instructions perform operations specifically on the System Control Coprocessor registers to manipulate the memory management and exception handling facilities of the processor.

# **Summary of CPU Supported Instruction Sets**

The tables that follow list instructions supported by the RC32300 CPU core. Load and Store Instructions are listed in Table 3.3, Arithmetic Instructions (ALU Immediate) in Table 3.4, Arithmetic Instructions (3-Operand, R-Type) in Table 3.5, Multiply, Divide and DSP Instructions are in Table 3.6, Jump and Branch Instructions are in Table 3.7, Shift Instructions are in Table 3.8, Coprocessor Instructions are in Table 3.9, Special Instructions are listed in Table 3.10, Exception and CP0 Instructions are listed in Table 3.11 and Table 3.12.

Opcode	Description	MIPS ISA Level
LB	Load Byte	
LBU	Load Byte Unsigned	l
LH	Load Halfword	l
LHU	Load Halfword Unsigned	l
LW	Load Word	

Table 3.3 Load and Store Instructions (Part 1 of 2)

Opcode	Description	MIPS ISA Level
LWL	Load Word Left	I
LWR	Load Word Right	l
SB	Store Byte	I
SH	Store Halfword	I
SW	Store Word	I
SWL	Store Word Left	I
SWR	Store Word Right	I
LL	Load Linked	II
SC	Store Conditional	II
SYNC	Sync	II
PREF	Prefetch	IV

Table 3.3 Load and Store Instructions (Part 2 of 2)

Opcode	Description	MIPS ISA Level
ADDI	Add Immediate	I
ADDI	Add Immediate Unsigned	I
SLTI	Set on Less Than Immediate	I
SLTIU	Set on Less Than Immediate Unsigned	I
ANDI	AND Immediate	I
ORI	OR Immediate	I
XORI	Exclusive OR Immediate	I
LUI	Load Upper Immediate	I

Table 3.4 Arithmetic Instructions (ALU Immediate)

Opcode	Description	MIPS ISA Level
ADD	Add	
ADDU	Add Unsigned	I
SUB	Subtract	
SUBU	Subtract Unsigned	
SLT	Set on Less Than	
SLTU	Set on Less Than Unsigned	
AND	AND	
OR	OR	
XOR	Exclusive OR	
NOR	NOR	I
MOVN	Move Conditional on Not Zero	IV
MOVZ	Move Conditional on Zero	IV

Table 3.5 Arithmetic Instructions (3-Operand, R-Type)

Opcode	Description	MIPS ISA Level
MULT	Multiply	I
MULTU	Multiply Unsigned	1
DIV	Divide	1
DIVU	Divide Unsigned	1
MFHI	Move From HI	1
MTHI	Move To HI	I
MFLO	Move From LO	I
MTLO	Move To LO	1
MUL	Multiply with destination register writeback	RC32364, RC4650, RISCore 32300, RC64574/575
MAD	Multiply Add	RC32364, RC4650, RISCore 32300, RC64574/575
MADU	Multiply Add Unsigned	RC32364, RC4650, RISCore 32300, RC64574/575
MSUB	B Multiply Subtract RISCore 32300, RC32364, RC64574/575	
MSUBU	SUBU Multiply Subtract Unsigned RISCore 32300, RC32364, RC64574/575	
CLZ	Count Leading Zeros	RISCore 32300, RC32364, RC64574/575
CLO	Count Leading Ones	RISCore 32300, RC32364, RC64574/575

Table 3.6 Multiply, Divide and DSP Instructions

Opcode	Description	MIPS ISA Level
J	Jump	
JAL	Jump And Link	I
JR	Jump Register	I
JALR	Jump And Link Register	I
BEQ	Branch on Equal	I
BNE	Branch on Not Equal	I
BLEZ	Branch on Less Than or Equal to Zero	I
BGTZ	Branch on Greater Than Zero	I
BLTZ	Branch on Less Than Zero	I
BGEZ	Branch on Greater Than or Equal to Zero	I
BLTZAL	Branch on Less Than Zero and Link	I
BGEZAL	Branch on Greater Than or Equal to Zero and Link	I
BCzT	Branch on Coprocessor z True	I
BCzF	Branch on Coprocessor z False	I
BEQL	Branch on Equal Likely	II
BNEL	Branch on Not Equal Likely	
BLEZL	Branch on Less Than or Equal to Zero Likely	
BGTZL	Branch on Greater Than Zero Likely	II
BLTZL	Branch on Less Than Zero Likely	II

Table 3.7 Jump and Branch Instructions (Part 1 of 2)

Opcode	Description	MIPS ISA Level
BGEZL	Branch on Greater Than or Equal to Zero Likely	I
BLTZALL	Branch on Less Than Zero And Link Likely	I
BGEZALL	Branch on Greater Than or Equal to Zero and Link Likely	II
BCzTL	Branch on Coprocessor z True Likely	I
BCzFL	Branch on Coprocessor z False Likely	II

Table 3.7 Jump and Branch Instructions (Part 2 of 2)

Opcode	Description	MIPS ISA Level
SLL	Shift Left Logical	I
SRL	Shift Right Logical	I
SRA	Shift Right Arithmetic	I
SLLV	Shift Left Logical Variable	I
SRLV	Shift Right Logical Variable	I
SRAV	Shift Right Arithmetic Variable	I

Table 3.8 Shift Instructions

Opcode	Description	MIPS ISA Level
LWCz	Load Word to Coprocessor z I	
SWCz	Store Word from Coprocessor z	I
MTCz	Move To Coprocessor z	I
MFCz	Move From Coprocessor z	I
CTCz	Move Control To Coprocessor z	I
CFCz	Move Control From Coprocessor z	I
COPz	Coprocessor Operation z	I

Table 3.9 Coprocessor Instructions

Opcode	Description MIPS ISA Le	
SYSCALL	System Call	I
BREAK	Break I	
DRET	Debug Exception Return	RC32364, RISCore 32300
SDBBP	Software Debug Breakpoint	RC32364, RISCore 32300

Table 3.10 Special Instructions

Opcode	Description	MIPS ISA Level
TGE	Trap if Greater Than or Equal	I
TGEU	Trap if Greater Than or Equal Unsigned	II
TLT	Trap if Less Than	
TLTU	Trap if Less Than Unsigned	II
TEQ	Trap if Equal	II
TNE	Trap if Not Equal	II
TGEI	Trap if Greater Than or Equal Immediate	II
TGEIU	Trap if Greater Than or Equal Immediate Unsigned	II
TLTI	Trap if Less Than Immediate	II
TLTIU	Trap if Less Than Immediate Unsigned	II
TEQI	Trap if Equal Immediate	II
TNEI	Trap if Not Equal Immediate	I

Table 3.11 Exception Instructions

Opcode	Description	MIPS ISA Level	
MTC0	Move To CP0	I	
MFC0	Move From CP0	I	
TLBR	Read Indexed TLB Entry	I	
TLBWI	Write Indexed TLB Entry	Ι	
TLBWR	Write Random TLB Entry	I	
TLBP	Probe TLB for Matching Entry	I	
CACHE	Cache Operation	RISCore 4000, RISCore 32300	
ERET	Exception Return	RISCore 4000, RISCore 32300	
WAIT	Enter Standby mode	RISCore 4000, RISCore 32300	

Table 3.12 CP0 Instructions

# **CPU Pipeline Architecture**



Notes

# Introduction

The RISCore 32300 uses a 5-stage instruction pipeline, similar to the RISCore 3000 and RISCore 4000 families. The simplicity of this pipeline enables the processor to achieve high frequency while minimizing device complexity. The RISCore 32300 core supports limited out-of-order execution.

The RISCore 32300 pipeline also performs virtual-to-physical address translation in parallel with cache access. Additional enhancements such as prefetch operations and two new instructions allow the RC32334 to be a lower cost and lower power device than super-scalar or super-pipelined processors.

The 5-stage instruction pipeline is illustrated in Figure 4.1.




Figure 4.1 Instruction Pipeline Stages

# **CPU Pipeline Stages**

This section describes each of the phases of the five pipeline stages. Each stage has 2 phases:

- 11 Instruction Fetch, Phase one
- 21 Instruction Fetch, Phase two
- 1R Register Fetch, Phase one

- 1A Execution, Phase one
- 2A Execution, Phase two
- ZA Execution, Phase two
- 1D Data Fetch, Phase one
- 2D Data Fetch, Phase two
- 1W Write Back, Phase one
- 2W Write Back, Phase two

# **1I - Instruction Fetch, Phase One**

The instruction address translation begins during the 1I phase.

# 21 - Instruction Fetch, Phase Two

During the 2I phase, the instruction cache fetch begins and the instruction address translation continues.

# **1R - Register Fetch, Phase One**

During the 1R phase, the following occurs:

- The instruction cache fetch finishes.
- The instruction cache tag is checked against the physical page frame number obtained from the address translation.

# 2R - Register Fetch, Phase Two

During the 2R phase, the following occurs:

- The instruction decoder decodes the instruction.
- Any required operands are fetched from the register file.
- Make a decision to either issue or slip (for an interlock condition).
- For a branch, the branch address is calculated.

# **1A - Execution, Phase One**

During the 1A phase, one of the following occurs:

- Any result from the A or D stages are bypassed.
- The arithmetic logic unit (ALU) starts the integer arithmetic, logical or shift operation.
- The ALU calculates the data virtual address for load and store instructions.
- The ALU determines whether the branch condition is true.

# 2A - Execution, Phase Two

During the 2A phase, one of the following occurs:

- The integer arithmetic, logical or shift operation will complete.
- A data cache access will start.
- Store data is shifted to the specified byte position(s).
- The data virtual to physical address translation will start.

# 1D - Data Fetch, Phase One

During the 1D phase, one of the following occurs:

- The data cache access will continue.
- The data address translation completes.

#### 2D - Data Fetch, Phase Two

During the 2D phase, the data cache access will finish and the data is then shifted down and extended. The data cache tag is checked against the physical address for any data cache access.


#### **1W - Write Back, Phase One**

The processor uses this phase internally to resolve all exceptions in preparation for the register file write.

#### 2W - Write Back, Phase Two

For register-to-register and load instructions, the result is written back to the register file during the 2W stage. Branch instructions perform no operation during this stage.

Figure 4.2 shows the activities occurring during each ALU pipeline stage, for load, store, and branch instructions.





# **Branch Delay**

The CPU pipeline has a branch delay of one cycle and a load delay of one cycle. The one-cycle branch delay is a result of the branch decision logic operating during the 1A pipeline phase of the branch instruction. This allows the branch target address calculated in the previous phase to be used for the instruction access in the following "11" phase.

#### **CPU Pipeline Architecture**

# Notes

The pipeline will begin the fetch of the branch path as well as the fall-through path in the cycle following the delay slot. After the branch decision is made, the processor will continue with the fetch of either the branch path (for a taken branch) or the fall-through path (for the non-taken branch).

Figure 4.3 illustrates the branch delay.




Figure 4.3 CPU Pipeline Branch Delay

# Load Delay

The completion of a load at the end of the 2D pipeline phase produces an operand that is available for the 1A pipeline phase of the instruction following the load delay slot.

Figure 4.4 shows the load delay of one pipeline cycle.




Figure 4.4 CPU Pipeline Load Delay

# **Interlock and Exception Handling**

When cache misses or exceptions occur or when data dependencies are detected, smooth pipeline flow is interrupted. These interruptions are either handled through hardware or software methods. Software-managed interruptions are known as exceptions; hardware-handled interruptions—such as cache misses—are referred to as interlocks and occur as either stalls or slips.

Resolving a stall requires halting the pipeline; slips require the back end of the pipeline to advance while the front end of the pipeline is held static.

During all active instructions, exception and interlock conditions are checked for at each pipeline cycle. Because each exception or interlock condition corresponds to a particular pipeline stage, a condition can be traced back to the particular instruction in the exception/interlock stage. For instance, a Reserved Instruction (RI) exception is raised in the execution (A) stage.

#### **Exception Conditions**

When an exception condition occurs, the relevant instruction and all instructions that follow are cancelled. Accordingly, any stall conditions—and any later exception conditions that may have referenced this instruction—are inhibited; there is no benefit in servicing stalls for a cancelled instruction.

When an exceptional condition is detected for an instruction, the RC32334 kills it and all instructions that follow. When this instruction reaches the W stage, the exception flag causes it to write various CP0 registers with the exception state, change the current PC to the appropriate exception vector address, and clear the exception bits of earlier pipeline stages.

This implementation allows all preceding instructions to complete execution and prevents all subsequent instructions from completing. Thus, the value in the EPC is sufficient to restart execution. It also ensures that exceptions are taken in the order of execution; an instruction taking an exception may itself be killed by an instruction further down the pipeline that takes an exception in a later cycle.

Figure 4.5 shows the exception detection procedure (for example, a reserved instruction exception).





Figure 4.5 Exception Detection

#### **Stall Conditions**

Stalls are used to stop the pipeline for conditions detected after the R pipe-stage. When a stall occurs, the processor will resolve the condition and then the pipeline will continue. Figure 4.6 illustrates a data cache miss stall.



79RC32334/332 User Reference Manual

As shown, the data cache miss is detected in the D pipe stage. If the cache line to be replaced is dirty the W bit is set—the data is moved to the internal write buffer in the next cycle.

Interlock and Exception Handling

The first doubleword of data is returned to the cache in 3 and the pipeline will then restart. The remainder of the cache line is returned in the subsequent cycles. The data to be written back will be returned to memory some time after the entire new cache line is returned.

#### **Slip Conditions**

During the 2R and 1A pipe-stages, internal logic will determine whether it is possible to start the current instruction in this cycle. If all of the source operands are available (either from the register file or via the internal bypass logic) and all the hardware resources necessary to complete the instruction will be available at the necessary time(s), then the instruction "issues"; otherwise, the instruction will "slip".

Slipped instructions are retried on subsequent cycles until they issue. The back end of the pipeline (stages D and W) will advance normally during slips in an attempt to resolve the conflict. "NOPS" will be inserted into the bubble in the pipeline. Instructions killed by branch likely instructions, ERET or exceptions will not cause slips. Figure 4.7 shows an instruction cache miss.




Figure 4.7 Instruction Cache Miss

As shown in Figure 4.7, instruction cache misses are detected in the R stage and the pipeline slips in its A stage. There can never be a write-back required for an instruction cache miss since dirty data can not exist in the I cache.

Writes are not allowed to the I-cache. Note that early restart is not employed for instruction cache misses. The requested cache line will be loaded into the cache in its entirety and, after that, the pipeline will restart.

# **Memory Management**



Notes

# Introduction


The Memory Management Unit (MMU) of the RC32334 is modeled after the MMU found in the R4000 families and generates typical translation lookaside buffer (TLB) exceptions such as TLB refill, TLB invalid, and TLB modified to the Integer Unit and offers the following advantages (relative to the traditional 32-bit R3000 style MMU):

- Variable page size
- Enhanced Write Algorithm support
- Mapping of a larger portion of the virtual address space
- Variable number of locked entries

# **Virtual-to-Physical Address Translation**

Figure 5.1 illustrates the virtual-to-physical address translation of a 32-bit virtual address. The top section of the drawing shows a virtual address with a 12-bit—or 4kbyte—page size labelled *Offset*. The remaining 20 bits of the address represent the virtual page number (VPN) and index the 1M-entry page table.

The lower section of the drawing shows a virtual address with a 24-bit—or 16Mbyte—page size labelled *Offset*. The remaining 8 bits of the address represent the VPN and index a 256-entry memory-resident page table.



# **TLB Management**

For fast virtual-to-physical address decoding, the RC32334 TLB is a fully associative on-chip memory device that contains 16 entries, to provide mapping to 16 odd and even page pairs of sizes varying from 4 KBytes to 16 MBytes. Each entry logically occupies a portion of a 128-bit frame work. Each field of a TLB entry has a corresponding field in the EntryHi, EntryLo0, EntryLo1, or PageMask registers.

The RC32334's TLB also contains information to control the cache coherency protocol for each page. Specifically, each page has attribute bits to determine whether the coherency algorithm is uncached, noncoherent write-back, or non-coherent write-through no write-allocate.




Figure 5.2 TLB Register Format

Field	Description	
MASK	Page comparison mask	
VPN2	Virtual Page Number divided by two (maps to two pa	ges)
ASID	Address Space ID	
G	Global. If this bit set, then ignore the ASID	
PFN	Page Frame Number. Upper bit of physical address	
С	Specifies the Cache Algorithm to be used, as shown	below:
	C Value Page Coherency Attribute	
	0 Cacheable, noncoherent, write-thr	ough, no write allocate
	1 Cacheable, noncoherent, write-thr	ough, write allocate
	2 Uncached	
	3 Cacheable, noncoherent, write-back	
	4:7 Reserved	
D	Dirty bit. This bit serves as a "write protect" bit	
V	Valid bit. It set, TLB is valid. Otherwise a TLB Miss occurs	
MCAT	Memory Controller Attributes. Reserved in RC32334 and must be written as '0'.	
	Table 5.1 TLB Register Field Descriptio	ns

# **MMU Register Descriptions**

The CP0 registers required to implement the RC32334 memory management unit are listed in Table 5.2. For each register, format illustrations and complete descriptions follow the table.

Number	Register	Description	
0	Index	Programmable pointer into TLB array	
1	Random	Pseudorandom pointer into TLB array (read only)	
2	EntryLo0	Low half of TLB entry for even virtual page (VPN)	
3	EntryLo1	Low half of TLB entry for odd virtual page (VPN)	
4	Context	Pointer to kernel virtual page table entry (PTE)	
5	PageMask	TLB Page Mask to support variable page size.	
6	Wired	Number or wired TLB entries	
8	BadVaddr	Bad Virtual Address	
10	Entry Hi	Holds the high-order bits of a TLB entry for TLB read and write oper- ations and is accessed by the TLB Probe, TLB Write Random, TLB Write Indexed, and TLB Read Indexed instructions.	

Table 5.2 RC32334 MMU Registers

### Index Register (0)

The *Index* register is a 32-bit, read/write register containing six bits to index an entry in the TLB. The high-order bit of the register shows the success or failure of a TLB Probe (TLBP) instruction. The *Index* register also specifies the TLB entry affected by TLB Read (TLBR) or TLB Write Index (TLBWI) instructions.

Note that the RC32334 contains a 16 entry TLB, while the Index register contains the capability to point to 64 TLB entries. In programming, the value written to the Index register must be in the valid range of the number of entries of the current device.

RC32334 implements additional bits in anticipation of derivative products. Figure 5.3 shows the format of the *Index* register; Table 5.3, which follows the figure, describes the contents of the *Index* register fields.




Figure 5.3 Index Register Format

Field	Description	
Р	Probe failure. Set to 1 when the previous TLBProbe (TLBP) instruction was unsuccessful.	
Index	Index to the TLB entry affected by the TLBRead and TLBWrite instructions	
0	Reserved. Must be written as zeroes, returns zeroes when read.	

Table 5.3 Index Register Field Descriptions

#### **Random Register (1)**

The *Random* register is a read-only register of which 4 bits index an entry in the TLB. This register decrements as each instruction executes, and its values range between an upper and a lower bound, as follows:

- A lower bound is set by the number of TLB entries reserved for exclusive use by the operating system (the contents of the Wired register).
- An upper bound is set by the total number of TLB entries. Thus the upper bound is 15 (The TLB entries are numbered from 0 to 15).

**Note:** The RC32334 implements this register differently from the 64-bit family of RISControllers. The RC4000, RC5000, and RC645xx CPUs count both valid and invalid instructions. However, the RC32334 counts only valid instructions.

The *Random* register specifies the entry in the TLB that is affected by the TLB Write Random instruction. The register does not need to be read for this purpose (it is implicit in the instruction itself); however, the register is readable to verify proper operation of the processor.

To simplify testing, the *Random* register is set to the value of the upper bound upon system reset. This register is also set to the upper bound when the *Wired* register is written. Figure 5.4 shows the format of the *Random* register. Table 5.4 describes the contents of the *Random* register fields.




Figure 5.4 Random Register Format

Field	Description	
Random	andom TLB random index	
0	Reserved. Must be written as zeroes, and returns zeroes when read.	

Table 5.4 Random Register Field Descriptions

#### EntryLo0 (2), and EntryLo1 (3) Registers

The EntryLo register consists of two registers with identical formats:

- EntryLo0 is used for even virtual pages.
- EntryLo1 is used for odd virtual pages.

The *EntryLo0* and *EntryLo1* registers are read/write registers. They hold the physical page frame number (PFN) of the TLB entry for even and odd pages, respectively, when performing TLB read and write operations.

Figure 5.5 shows the format of this register. Table 5.5 provides descriptions for the fields of this register.

3 <u>1 26</u>	25 6	53	2	1	0
0	PFN	С	D	۷	G
6	20	3	1	1	1

Figure 5.5 EntryLo0 and EntryLo1 Register Formats

Field	Description	
PFN	Page frame number: the upper bits of the physical address.	
С	Specifies the TLB page coherency attribute.	
D	Dirty. If this bit is set, the page is marked as dirty and, therefore, writable. This bit is actually a write- protect bit that software can use to prevent alteration of data.	
V	Valid. If this bit is set, it indicates that the TLB entry is valid; otherwise, a TLBL or TLBS miss occurs.	
G	Global. If this bit is set in both Lo0 and Lo1, then the processor ignores the ASID during TLB lookup	
0	Reserved. Must be written as zeroes, returns zeroes when read.	

#### Table 5.5 EntryLo0 and EntryLo1 Register Field Descriptions

The TLB page coherency attribute (C) bits specify whether references to the page should be cached. If cached, the algorithm selects between several coherency attributes.

Table 5.6 lists the coherency attributes that can be selected by the C bits.

C Value	Page Coherency Attribute
0	Cacheable, noncoherent, write-through, no write allocate
1	Cacheable, noncoherent, write-through, write allocate
2	Uncached
3	Cacheable, noncoherent, write-back
4:7	Reserved

Table 5.6 TLB Page Coherency Attributes

#### **Context Register (4)**

The *Context* register is a read/write register that contains the pointer to an entry in the page table entry (PTE) array. This array is an operating system data structure that stores virtual-to-physical address translations. When there is a TLB miss, the CPU loads the TLB with the missing translation from the PTE array.

Normally, the operating system uses the *Context* register to address the current page map that resides in the kernel-mapped segment. The *Context* register duplicates some of the information provided in the *BadVAddr* register, but the information is arranged in a form that is more useful for a software TLB exception handler.

Figure 5.6 illustrates the format of the *Context* register. Table 5.7 provides the descriptions of the *Context* register fields.




Figure 5.6 Context Register Format

d is written by hardware on a miss. It contains the virtual page number (VPN) pair of the most
irtual address that did not have a valid translation.
d is a read/write field for use by the operating system. It is normally written with a value that allows rating system to use the <i>Context</i> register as a pointer into the current PTE array in memory.
(

79RC32334/332 User Reference Manual

The 19-bit *BadVPN2* field contains bits 31:13 of the virtual address that caused the TLB miss. Bit 12 is excluded because a single TLB entry maps to an even/odd page pair. For a 4-Kbyte page size, this format can directly address the pair-table of 8-byte PTEs. For other page and PTE sizes, shifting and masking this value produces the appropriate address.

#### PageMask Register (5)

The *PageMask* register is a read/write register used for reading from or writing to the TLB; it holds a comparison mask that sets the variable page size for each TLB entry, as shown in the following table.

TLB read and write operations use this register as either a source or a destination. When virtual addresses are presented for translation into physical address, the corresponding bits in the TLB identify which virtual address bits, among bits 24:13, are to be used in the comparison. When the *Mask* field is not one of the values shown below, the operation of the TLB is undefined.

		Bit										
PageSize	2 4	2 3	2 2	2 1	2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3
4 Kbytes	0	0	0	0	0	0	0	0	0	0	0	0
16 Kbytes	0	0	0	0	0	0	0	0	0	0	1	1
64 Kbytes	0	0	0	0	0	0	0	0	1	1	1	1
256 Kbytes	0	0	0	0	0	0	1	1	1	1	1	1
1 Mbyte	0	0	0	0	1	1	1	1	1	1	1	1
4 Mbytes	0	0	1	1	1	1	1	1	1	1	1	1
16 Mbytes	1	1	1	1	1	1	1	1	1	1	1	1




Figure 5.7 PageMask Register Format

Field	Description
Mask	Page comparison mask
MCAT	Memory controller attributes.

#### Table 5.8 PageMask Register Field Descriptions

**Note:** For the RC32334 the Memory Controller Attributes (MCAT) fields perform no user valid function. For this device, these bit fields must be written as '0'.

#### Wired Register (6)

The Wired register is a read/write register that specifies the boundary between the wired and random entries of the TLB, as shown in Figure 5.8. "Wired" entries are nonreplaceable entries, which cannot be overwritten by a TLB write random operation. "Random" entries can be overwritten. Thus, the Wired register specifies the smallest value taken by the Random register.

**Note:** The Index register is not affected by the Wired register. The Index register can still point to and be used to overwrite either "Random" or "Wired" TLB entries.




Figure 5.8 Diagram Showing Ranges of Wired and Random Entries

The *Wired* register is set to 0 upon system reset. Writing to this register also sets the *Random* register to the value of its upper bound (see *Random* register format in Figure 5.4 and Table 5.4). Figure 5.9 shows the format of the *Wired* register, and Table 5.9 lists the contents of this register's fields.




Figure 5.9 Wired Register Format

Field	Description
Wired	TLB Wired boundary (the number of wired TLB entries)
0	Reserved. Must be written as zeroes, and returns zeroes when read.

#### Table 5.9 Wired Register Field Descriptions

Note that the RISCore 32300 CPU core contains a 16 entry TLB and that the Wired register contains the capability of indicating up to 64 TLB entries. In programming, the value written to the Wired register must be within the valid range of the number of entries of the current device. For future versions of this core, the RISCore 32300 CPU core implements additional bits.

### Bad Virtual Address Register (BadVAddr) (8)

The Bad Virtual Address register (*BadVAddr*) is a read-only register that displays the most recent virtual address that caused one of the following exceptions:

- Address Error (for example, unaligned access)
- TLB Invalid
- TLB Modified
- TLB Refill
- Virtual Coherency Data Access
- Virtual Coherency Instruction Fetch

The processor does not write to the BadVAddr register when the EXL bit in the Status register is set to 1.

Figure 5.10 shows the format of the BadVAddr register.

3	31	0
	Bad Virtual Address	]
	32	_

#### Figure 5.10 Bad Virtual Address Register (BadVAddr) Format

**Note:** The *BadVAddr* register does not retain information for bus errors, since bus errors are not addressing errors.

#### EntryHi Register (10)

The *EntryHi* register holds the high-order bits of a TLB entry for TLB read and write operations and is accessed by the TLB Probe, TLB Write Random, TLB Write Indexed, and TLB Read Indexed instructions.

When either a TLB refill, TLB invalid, or TLB modified exception occurs, the *EntryHi* register is loaded with the virtual page number pair (VPN2) and the ASID of the virtual address that did not have a matching TLB entry. Table 5.10 shows the Entry Hi register format and lists the field content descriptions.

31 13	12 8	7	0
VPN2	0	ASID	
19	5	8	

Field	Description
VPN2	Virtual page number divided by two (maps to two pages).
ASID	Address space ID field. An 8-bit field that lets multiple processes share the TLB; each process has a distinct mapping of otherwise identical virtual page numbers.
0	Reserved. Must be written as zeroes, returns zeroes when read.

Figure 5.11 EntryHi Register Format

Table 5.10 EntryHi Register Field Content Descriptions

# **Kernel/User Operating Modes and Addressing**

The RC32300 CPU core supports both the Kernel and User operating modes. The operating system uses Kernel mode for privileged programs; User mode executes non-privileged programs. The CPU enters *Kernel* mode whenever an exception occurs and remains in this mode until the ERET (Exception Return) instruction is executed.

#### **User Mode**

The CPU is in User mode when the Status register has the following values:

- UM bit is 1
- EXL bit is 0
- ERL bit is 0

While in user mode, a single, uniform virtual address space of 2 Gbytes is available for the user's program. All references to this address space are mapped by the virtual address mapping mechanism described earlier. The cacheability is controlled by "cache mode" bits in the TLB.




Figure 5.12 Illustration of RC32334 User Mode Address Space

# Kernel Mode

The CPU is in Kernel mode when the status register contains any one of the following bit-settings:

- UM bit is 0
- EXL bit is 1
- ERL bit is 1

While in Kernel Mode, the virtual address space is partitioned into the following segments:

kuseg

This virtual address space is selected if the most significant bit of the virtual address is cleared. This space covers the full 2 GBytes of the current user address space. The virtual address is extended with the contents of the ASID field to form unique virtual addresses.

kseg0

This virtual address space is selected if the most significant three bits of virtual address are  $100_2$ . References to kseg0 are not "mapped"; the physical address is calculated by subtracting 0x8000\_0000 from the virtual address. Cacheability and coherency are controlled by the K0C field of the Configuration Register.

kseg1

This virtual address space is selected if the most significant three bits of virtual address are 101<sub>2</sub>. References to kseg1 are not mapped; the physical address is calculated by subtracting 0xa000\_0000 from the virtual address. Caches are always disabled for accesses to this space, and physical memory (or memory-mapped I/O device registers) are accessed directly.


kseg2

This virtual address space is selected if the most significant 8 bits of virtual address are from  $c0_{16}$  to fe<sub>16</sub>. This space covers the upper 1008 MBytes of kernel virtual address space. The virtual address is extended with the contents of the ASID field to form unique virtual addresses. These addresses are translated to a physical address through the TLB.

• On-chip/ICE Registers (if the configuration register bit 3 is set to 0)

The upper-most 16 MBytes of the virtual address is reserved for memory-mapped on-chip registers and In-Circuit Emulator space. On-chip memory controller and peripheral have their register set mapped into this address space.

If the configuration register bit 3 is set to 1, this space is considered as kseg2.



# Introduction

The CPU exception process begins when the processor receives and detects exceptions from sources such as address translation errors, arithmetic overflows, I/O interrupts, and system calls.

**CPU Exception Processing** 

Once an interrupt is detected, the processor suspends the normal instruction sequence and enters Kernel mode (information on system operating modes is located in Chapter 5). The processor then disables interrupts and forces execution of a software exception processor (known as a handler), which is located at a fixed address.

The handler may save the context of the processor—including the program counter contents, the current operating mode (User or Kernel mode), and the interrupt status (enabled or disabled)—so it can be restored when the exception has been serviced.

The RC32300 CPU core supports the following basic exceptions, which are listed from the highest to the lowest priority order:

- Reset
- In-Circuit Emulation
- Soft Reset
- Nonmaskable Interrupt (NMI)
- Address Error caused by Instruction fetch
- Watch exception caused by Instruction fetch
- Cache Error caused by Instruction fetch
- Bus Error caused by Instruction fetch
- Integer Overflow, Trap, System Call, Breakpoint, Reserved Instruction, Coprocessor Unusable
- Address Error caused by Data access
- Cache Error caused by Data access
- Watch exception caused by Data access
- Bus Error caused by Data access
- Interrupt

# **Exception Processing Registers**

Support for the basic exceptions listed above is implemented through the CP0 exception processing registers, which assist by retaining address, cause and status information.

For example, when an exception occurs, the CPU loads register 14—the Exception Program Counter (EPC) register—with a location from which execution can restart after the exception has been handled. The restart location loaded into the EPC register is either the address of the instruction that caused the exception or the address of the branch instruction immediately preceding the delay slot, if the instruction was executing in a branch delay slot.

A list of basic CP0 registers is given in Table 6.1. Following the table, a brief operational description of each exception register is provided. Those listed as MMU registers are discussed further in Chapter 5, "Memory Management."


Number	Register	Description
0 - 8		Used for MMU registers. (See Chapter 5 for register descriptions)
9	Count	Timer Count
10		Used for MMU. (See Chapter 5 for register descriptions)
11	Compare	Timer Compare
12	Status	Status Register
13	Cause	Cause of last exception
14	EPC	Exception Program Counter
15	PRId	Processor Revision Identifier
16	Config	Configuration register
17		Reserved
18	IWatch	Instruction Breakpoint Virtual address
19	DWatch	Data Breakpoint Virtual address
20-21		Reserved
22	IEPC	Imprecise Exception Program Counter
23	DEPC	Debug Exception Program Counter
24	Debug	Debug control/status register.
25	-	Reserved
26	ECC	Primary cache Parity
27	CacheErr	Cache Error and Status register
28	TagLo	Cache Tag register
29		Reserved
30	ErrorEPC	Error Exception Program Counter
31		Reserved

Table 6.1 Basic CP0 Registers

# **Count Register (9)**

The *Count* register is a read/write register that acts as a timer, incrementing at a constant rate—half the maximum instruction issue rate—whether or not an instruction is executed, retired, or any forward progress is made through the pipeline.

This register can be written to for either diagnostic purposes or system initialization; for example, to synchronize processors. Figure 6.1 shows the format of the *Count* register.




79RC32334/332 User Reference Manual


#### **Compare Register (11)**

The Compare register acts as a timer (also see the Count register), and it maintains a stable value that does not change on its own.

When the value of the *Count* register equals the value of the *Compare* register, interrupt bit *IP*(7) in the *Cause* register is set to initiate a timer interrupt, which causes an interrupt as soon as it's enabled.

Writing a value to the *Compare* register clears the timer interrupt. For diagnostic purposes, the *Compare* register is both a read and write register. However, during normal operations, the *Compare* register is a write only. The format of the compare register is shown in Figure 6.2.





# **Status Register (12)**

The *Status* register (SR) is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. Figure 6.3 shows the format of the entire register. The following bulleted items provide details on the more important *Status* register fields:

- The 8-bit Interrupt Mask (IM) field controls the individual enabling of eight interrupt conditions. Interrupts must be generally enabled before they can cause the exception (IE set), and the corresponding bits are set in both the Interrupt Mask field of the Status register and the Interrupt Pending (IP) field of the Cause register (for more information, refer to the Interrupt Pending (IP) field of the Cause register).IM[1:0] are the masks for the two software interrupts and IM[7:2] correspond to Int[5:0].
- The 4-bit Coprocessor Usability (CU) field controls the usability of 4 possible coprocessors. Regardless of the CU0 bit setting, CP0 is always usable in Kernel mode. For all other cases, an instruction for or access to an unusable coprocessor causes an exception.
- The 9-bit Diagnostic Status (DS) field (Status[24:16]) is used for self-testing and checks the cache and virtual memory system.
- The Reverse-Endian (RE) bit, bit 25, reverses the endianness of the machine. At system reset, the processor can be configured as either little-endian or big-endian. This selection is always used in Kernel and Supervisor modes, and also in User mode when the RE bit is 0. Setting the RE bit to 1 inverts the User mode endianness.




Figure 6.3 Status Register Format

Table 6.2 lists the descriptions for the Status register's fields.

Field	Description											
CU	Controls the usability of each of the four coprocessor unit numbers. CP0 is always usable when in Kernel mode, regardless of the setting of the $CU_0$ bit. $1 \rightarrow$ usable $0 \rightarrow$ unusable											
RE	Reverse-Endian, valid in User mode.											
DL	Data Cache Lock enable. This bit enables the data cache lock function. If this bit is set during Data cache f the cache line at that particular set will be locked. Please refer to the "Cache Operation" section for more de $0 \rightarrow$ disable Data cache locking $1 \rightarrow$ enable Data cache locking											
IL	Instruction Cache Lock enable. This bit enables the instruction cache lock function. If this bit is set during Instruction cache fill, the cache line at that particular set will be locked. Please refer to the "Cache Operation section for more detail $0 \rightarrow$ disable Instruction cache locking $1 \rightarrow$ enable Instruction cache locking											
BEV	Controls the location of TLB refill and general exception vectors. $0 \rightarrow normal$ $1 \rightarrow bootstrap$											
SR	1→ Indicates a soft reset or NMI has occurred.											
CE	Contents of the ECC register set or modify the check bits of the caches when $CE = 1$ ; see description of t <i>ECC</i> register.											
DE	Specifies that cache parity errors cannot cause exceptions. $0 \rightarrow$ parity remains enable $1 \rightarrow$ disables parity											
0	Reserved. Must be written as zeroes, and returns zeroes when read.											
IM	Interrupt Mask: controls the enabling of each of the external, internal, and software interrupts. An interrupt taken if interrupts are enabled, and the corresponding bits are set in both the <i>Interrupt Mask</i> field of the <i>S tus</i> register and the <i>Interrupt Pending</i> field of the <i>Cause</i> register. IM[7:2] correspond to interrupts Int[5:0] a IM[1:0] to the software interrupts. $0 \rightarrow \text{disabled}$ $1 \rightarrow \text{enabled}$											
UM	User Mode bits $1 \rightarrow User$ $0 \rightarrow Kernel$											
ERL	Error Level $0 \rightarrow \text{normal}$ $1 \rightarrow \text{error}$											
EXL	Exception Level $0 \rightarrow \text{normal}$ $1 \rightarrow \text{exception}$ <b>Note:</b> When going from 0 to 1, IE should be disabled (0) first. This would be done when preparing to return from the exception handler, such as before executing the ERET instruction.											
IE	Interrupt Enable $0 \rightarrow \text{disable interrupts}$ $1 \rightarrow \text{enables interrupts}$											

#### Status Register Modes and Access States

Fields of the Status register set the modes and access states as described in the following sections:

Interrupts are enabled when all of the following conditions are true:

IE = 1 EXL = 0 ERL = 0

If these conditions are met, the settings of the *IP* bits identify the interrupt.

**Note:** Setting the IE bit may be delayed by up to 3 cycles. If performing nested interrupts, reenable the IE bit first.

Data cache locking is enabled when all of the following conditions are true:

```
DL = 1
EXL = 0
ERL = 0
```

If these conditions are met, the filled data cache line at the currently selected set will be locked.

Note: Setting the DL bit may be delayed by as many as 3 cycles.

Instruction cache locking is enabled when all of the following conditions are true:

IL = 1 EXL = 0 ERL = 0

If these conditions are met, the filled instruction cache line at the currently selected set will be locked.

Note: Setting the IL bit may be delayed by as much as 3 cycles.

For User and Kernel modes, the following CPU Status register bit settings are required:

The processor is in User mode when the User Mode, Exception Level and Error Level bits are set as follows:

UM = 1 AND EXL = 0 AND ERL = 0

When the User Mode, Exception Level and Error Level bits are set as follows, the processor is in Kernel mode:

UM = 0 OR EXL = 1 OR ERL = 1

Access to the kernel address space is allowed when the processor is in Kernel mode.

Access to the user address space is allowed in any of the three operating modes.

At reset, the contents of the Status register are undefined, except for the following bits:

```
ERL = 1
BEV = 1
```

The SR bit distinguishes between Reset and Soft Reset (Nonmaskable Interrupt [NMI]).

#### **Cause Register (13)**

The 32-bit read/write *Cause* register describes the cause of the most recent exception. Figure 6.4 shows the fields of this register, and Table 6.3 describes the contents of the *Cause* register fields. As listed in Table 6.3, a 5-bit exception code (*ExcCode*) indicates the cause of the most recent exception. All bits in the *Cause* register—with the exception of the *IP(1:0)* bits—are read-only. The *IP(1:0)* bits are used for software interrupts.

31	30	29	28 2	27 2	6 2:	5 2	24	23	22	16 15		87	6	21
BD	0	CE	0	IP	E D\	w	IW	IV	0		IP [7:0]	0	Exc Code	0
1	1	2	1	1	1		1	1	7		8	1	5	2

#### Figure 6.4 Cause Register Format

Field	Description
BD	Indicates whether the last exception taken occurred in a branch delay slot. 1 $\rightarrow$ delay slot 0 $\rightarrow$ normal
CE	Coprocessor unit number referenced when a Coprocessor Unusable exception is taken.
DW	On a Watch exception, indicates that the DWatch register matched. On other exceptions this field is undefined.
IW	On a Watch exception, indicates that the IWatch register matched. On other exceptions this field is undefined.
IV	Enable the dedicated interrupt vector. $1 \rightarrow$ interrupts use new exception vector (200) $0 \rightarrow$ interrupts use dedicated common exception vector (180)
IP	Indicates an interrupt is pending. $1 \rightarrow$ interrupt pending $0 \rightarrow$ no interrupt
ExcCode	Exception code field
0	Reserved. Must be written as zeroes, and returns zeroes when read.

#### Table 6.3 Cause Register Field Descriptions

Exception Code Value	Mnemonic	Description
0	Int	Interrupt
1	Mod	TLB modification exception
2	TLBL	TLB exception (load or instruction fetch)
3	TLBS	TLB exception (store)
4	AdEL	Address error exception (load or instruction fetch)
5	AdES	Address error exception (store)
6	IBE	Bus error exception (instruction fetch)
7	DBE	Bus error exception (data reference: load or store)
8	Sys	Syscall exception
9	Вр	Breakpoint exception
10	RI	Reserved instruction exception
11	CpU	Coprocessor Unusable exception
12	Ov	Arithmetic Overflow exception
13	Tr	Trap exception
14	—	Reserved
15:22	—	Reserved
23	Watch	Watch Exception
24:31	—	Reserved

Table 6.4 Cause Register ExcCode Field

### **Exception Processing Registers**

# **Exception Program Counter (EPC) Register (14)**

The Exception Program Counter (*EPC*) is a read/write register that contains the address from which processing resumes after an exception has been serviced.

**Exception Processing Registers** 

For synchronous exceptions, the EPC register contains either:

- the virtual address of the instruction that was the direct cause of the exception, or
- the virtual address of the immediately preceding branch or jump instruction (when the instruction is in a branch delay slot, and the Branch Delay bit in the Cause register is set).
- For an imprecise exception, EPC contains the instruction of the address that recognized the exception and the address at which execution may be resumed.

When the *EXL* bit in the *Status* register is set to 1, the processor does not write to the *EPC* register. Figure 6.5 shows the format of the *EPC* register.




Figure 6.5 EPC Register Format

### **Processor Revision Identifier (PRId) Register (15)**

The 32-bit, read-only *Processor Revision Identifier (PRId)* register contains information identifying the implementation and revision level of the CPU and CP0.

Figure 6.6 illustrates the format of the PRId register.




Figure 6.6 PRId Register Format

Table 6.5 describes the contents of the *PRId* register fields.

Field	Description
Imp	Implementation number RC32334: Imp = 0x18
Rev	Revision number. Rw = 0
0	Reserved. Must be written as zeroes, returns zeroes when read.

#### Table 6.5 PRid Register Field Descriptions

The low-order byte (bits 7:0) of the *PRId* register is interpreted as a revision number, and the high-order byte (bits 15:8) is interpreted as an implementation number.

The implementation number of the RC32334 processor is 0x18. The content of the high-order halfword (bits 31:16) of the register is reserved and will return '0' when read. The revision number is stored as a value in the form *y.x*, where *y* is a major revision number in bits 7:4 and *x* is a minor revision number in bits 3:0.

The revision number can distinguish some chip revisions; however, there is no guarantee that changes to the chip will be reflected in the *PRId* register, or that changes to the revision number necessarily reflects software-visible chip changes. For this reason, these values are not listed and software should not rely on the revision number in the *PRId* register to characterize the chip. Certain attributes, such as cache size, are independent of implementation number.

# **Config Register (16)**

The Config register specifies various configuration options selected on the RC32334 processor.

Some configuration options, as defined by *Config* bits 31:3, are set by the hardware during reset and are included in the *Config* register as read-only status bits for software access. The K0 field is the only read/ write field (as indicated by *Config* register bits 2:0) and is controlled by software. On reset, these fields are undefined.

Figure 6.7 shows the format of the *Config* register.

_	31	30	28	27	24	23	22	18	17	16	15	14	13	12	11	9	8	6	5	4	3	2	0
I	ICE	E	С	000	00	0	00000		1	0	BE	1	1	0	IC		DC	I	В	DB	DOM	K0	
	1	3		4		1	5		1	1	1	1	1	1	3		3		1	1	1	3	_




Table 6.6 describes the contents of the Config register fields.

Field	Description
ICE	In-Circuit Emulator existence $0 \rightarrow No ICE$ hardware connected to the CPU $1 \rightarrow ICE$ hardware connected to the CPU These states are determined through an EJTAG Control Register bit.
EC	External Clock: Indicates the relationship of the execution core pipeline clock to the input system clock, as determined at reset: $0 \rightarrow$ system clock frequency multiplied by 2 $1 \rightarrow$ system clock frequency multiplied by 3 $2 \rightarrow$ system clock frequency multiplied by 4 $3 \rightarrow$ system clock frequency multiplied by 5 $4 \rightarrow$ system clock frequency multiplied by 6 $5 \rightarrow$ system clock frequency multiplied by 7 $6 \rightarrow$ system clock frequency multiplied by 8 7 Reserved
BE	Big Endian Memory. $0 \rightarrow$ Little endian $1 \rightarrow$ Big endian The endianness is determined at reset.
IC	Primary I-cache Size (I-cache size = 2 <sup>9+IC</sup> bytes). In the RC32334 controller, this is set to 8 Kbytes (IC =
DC	Primary D-cache Size (D-cache size = $2^{9+DC}$ bytes). In the RC32334 controller, this is set to 2 Kbytes (DC = 2)
IB	Primary I-cache line size $0 \rightarrow 16$ bytes (4 Words)
DB	Primary D-cache line size $0 \rightarrow 16$ bytes (4 Words)
DOM	Disable On-chip register Mapping $0 \rightarrow$ Use the upper-most 16MB of virtual address as memory-mapped on chip register. $1 \rightarrow$ Use the upper-most 16MB of virtual address as kseg2.
K0	<i>kseg0</i> coherency algorithm (uses same encodings as <i>EntryLo0</i> and <i>EntryLo1</i> registers, as described in Chapter 5, "Memory Management".)
Others	Reserved. Returns indicated values when read. Should be written with indicated values.

Table 6.6 Config Register Field Content Descriptions

#### **IWatch Register (18)**

The *IWatch* register is a read/write register that specifies an Instruction virtual address that causes a Watch exception. When VAddr<sub>31..2</sub> of an instruction fetch matches IvAddr of this register, and the I bit is set, a Watch exception is taken. Matches that occur when EXL=1 or ERL=1 do not take the exception immediately and are instead postponed until both EXL and ERL are cleared. The priority of an IWatch exception is just below an Instruction Address Error exception. Figure 6.8 shows the format of the *IWatch* register.




Figure 6.8 IWatch Register Format

Table 6.7 describes the IWatch register fields

Field	Description				
lvAddr	Instruction virtual address that causes a watch exception [bit 31:2].				
1	0> IWatch disable, 1> IWatch enable.				
0	reserved for future use.				
Note: IWatch.I is cleared on Reset.					

#### Table 6.7 Watch Register Field Description

### **DWatch Register (19)**

The *DWatch* register is a read/write register that specifies the Data virtual address that caused a Watch exception. When VAddr<sub>31.3</sub> of a load matches DvAddr of this register and the R bit is set, or when VAddr<sub>31.3</sub> of a store matches DvAddr of this register and the W bit is set, a Data Watch exception is taken.

Matches that occur when EXL=1 or ERL=1 do not immediately take the exception but are instead postponed until both EXL and ERL are cleared. The priority of a DWatch exception is just below a Data Address Error exception. DWatch exceptions do not occur on CACHE operations. The format of the *DWatch* register is shown in Figure 6.9.




Figure 6.9 DWatch Register Format

Table 6.8 lists the contents of the *DWatch* register's fields.

Field	Description				
DvAddr	Data virtual address that causes a watch exception.				
R	0> DWatch disable for loads 1> DWatch enable for loads.				
W	0> DWatch disable for stores 1> DWatch enable for stores.				
0	reserved for future use.				
Note: DWatch.R and DWatch.W are cleared on Reset.					

Table 6.8 DWatch Register Field Descriptions

# **Debug Exception Program Counter (DebugEPC) Register (23)**

This register contains the address of the instruction to resume after the ICE Debug exception is handled.

# **Debug Register (24)**

This register contains status and control bits for the ICE debug operation.

# Error Checking and Correcting (ECC) Register (26)

The 8-bit *Error Checking and Correcting (ECC)* register reads or writes primary-cache data parity bits for cache initialization, cache diagnostics, or cache error processing. (Tag parity is loaded from and stored to the *TagLo* register). The *ECC* register is loaded by the Index Load Tag CACHE operation. The value of the ECC register is:

- written into the primary data cache on store instructions (instead of the computed parity) when the CE bit of the Status register is set
- substituted for the computed instruction parity for the CACHE operation Fill

To force a cache parity value, use the *Status CE* bit and the ECC register. Figure 6.10 shows the format of the ECC register.




Figure 6.10 ECC Register Format

Table 6.9 describes the contents of the ECC register fields

Field	Description
ECC	An 8-bit field specifying the parity bits read from or written to a primary cache.
0	Reserved. Must be written as zeroes and returns zeroes when read.

Table 6.9 ECC Register Field Descriptions

#### Cache Error (CacheErr) Register (27)

The 32-bit read-only CacheErr register processes parity errors in the primary cache. Parity errors cannot be corrected automatically.

The *CacheErr* register holds cache index and status bits that indicate the source and nature of the error. This register is loaded when a Cache Error exception is asserted. When a read response returns with bad parity this exception is also asserted. Figure 6.11 shows the format of the *CacheErr* register.

31	30	29	28	27	26	25	24	23	22	21	3	2	0
ER	EC	ED	ΕT	ES	EE	EB	0	0	0	Sldx			Pldx
1	1	1	1	1	1	1	1	1	1	19		0	2

Figure 6.11 CacheErr Register

Table 6.10 provides descriptions on the contents of the CacheErr register fields.

Field	Description
ER	Indicates the type of reference as follows: $0 \rightarrow \text{instruction}$ $1 \rightarrow \text{data}$

 Table 6.10 Cache Error Register Field Descriptions (Part 1 of 2)

Field	Description
EC	Cache level of the error $0 \rightarrow primary$
ED	Indicates if a data field error occurred $0 \rightarrow$ no error $1 \rightarrow$ error
ET	Indicates if a tag field error occurred $0 \rightarrow$ no error $1 \rightarrow$ error
ES	Reserved
EE	Reserved
EB	Set if a data error occurred in addition to the instruction error (indicated by the remainder of the bits). If so, this requires flushing the data cache after fixing the instruction error. $0 \rightarrow$ no additional data error $1 \rightarrow$ additional data error
Sldx	Physical address 21:3 of the reference that encountered the error.
Pldx	Virtual address 13:12 of the double word in error. To be used with Sldx to construct a virtual index for the primary caches. Only the lower two bits (bits 1 and 0) are vAddr; the high bit (bit 2) is zero.
0	Reserved. Must be written as zeroes and returns zeroes when read.

#### Table 6.10 Cache Error Register Field Descriptions (Part 2 of 2)

# TagLo Register (28)

The *TagLo* register is a 32-bit read/write register that holds the primary cache tag and parity during cache initialization, cache diagnostics, or cache error processing. The *TagLo* register is written by the CACHE and MTC0 instructions. The *P* field of this register is ignored on Index Store Tag operations. Parity is computed by the store operation.

Figure 6.12 shows the format of the TagLo register, for primary cache operations.






Table 6.11 lists the field definitions of the *TagLo* register.

Field	Description
PTagLo	In the case of Data Cache, the PTagLo field specifies the physical address bits 31:9. In the case of Instruction Cache (8kbytes), the PTagLo field specifies the physical address bits 31:11. The 2 least significant bits are undefined.
PState	Specifies the primary cache state.
Р	Specifies the primary tag even parity bit.
F	The FIFO bit used to implement FIFO refill of the cache. For software, there is no particular use of this bit.
Rsvd	Reserved. Must be written as zeroes.
L	Lock bit used to implement cache line lock function.

Table 6.11 TagLo Register Field Descriptions

Value	Cache State Attribute
0	Invalid
1	Shared
2	Clean Exclusive
3	Dirty Exclusive

Table 6.12 Primary Cache State Values

#### Error Exception Program Counter (Error EPC) Register (30)


The register is similar to the *EPC* register, except that *ErrorEPC* is used on parity error exceptions (EXL set) and is also used to store the program counter (PC) on Reset, Soft Reset, and nonmaskable interrupt (NMI) exceptions.


The read/write *ErrorEPC* register contains the virtual address at which instruction processing can resume after servicing an error. This address can be:

- the virtual address of the instruction that caused the exception
- the virtual address of the immediately preceding branch or jump instruction, when this address is in a branch delay slot.

There is no branch delay slot indication for the ErrorEPC register.

Figure 6.13 shows the format of the *ErrorEPC* register.





# **Processor Exceptions**

This section describes the processor exceptions: the cause of each exception, its processing by the hardware, and servicing by a handler (software). The types of exception, with exception processing operations, are described in the next section.

#### **Exception Types**

This section gives sample exception handler operations for the following exception types:

- ◆ reset
- soft reset
- nonmaskable interrupt (NMI)
- cache error
- remaining processor exceptions

When the *EXL* bit in the *Status* register is 0, either User or Kernel operating mode is specified by the *UM* bits in the *Status* register. When the *EXL* bit or the *ERL* bit is a 1, the processor is in Kernel mode.

When the processor takes an exception, the *EXL* bit is set to 1, which means the system is in Kernel mode. After saving the appropriate state, the exception handler typically resets the *EXL* bit back to 0. When restoring the state and restarting, the handler sets the *EXL* bit back to 1, to inhibit subsequent interrupts. Returning from an exception also resets the *EXL* bit to 0.

In the following sections, sample hardware processes for various exceptions, are shown together with the servicing required by the handler (software).

#### **General Exception Process**

Figure 6.14 shows the process used for exceptions other than Reset, Soft Reset, NMI, and Cache Error.

**Processor Exceptions** 

Cause " BD    0    CE    0 <sup>12</sup>    Cause <sub>15:8</sub>    0    ExcCode    0 <sup>2</sup> if SR <sub>1</sub> = 0 then /* system in User mode with no current exception */ EPC " PC				
endif				
SR " SR <sub>31·2</sub>    1    SR0 / + set Exl */				
if SR <sub>22</sub> = 1 then /* What is the	BEV bit setting */			
PC " 0xBFC0 0200 + vector	/* access to uncached space */			
else				
PC " 0x8000 0000 + vector	/* access to cached space */			
endif				



# **Priority of Exceptions**

Although more than one exception can occur for a single instruction, only the exception with the highest priority will be reported. After the highest priority exceptions have been serviced, if lower priority exception conditions remain, they will be signalled and serviced at that time.

The remainder of this chapter describes exceptions—in the order of their priority—as shown in Table 6.13.

	Exception Priority					
1	Reset (highest priority)	11	Bus error — Instruction fetch			
2	Debug (ICE)	12	Integer overflow, Trap, System Call, Breakpoint, Reserved Instruction, Coprocessor Unusable, or Floating-Point Exception			
3	Soft Reset	13	Address error — Data access			
4	Nonmaskable Interrupt (NMI)	14	TLB refill — Data access			
5	Imprecise Bus Error	15	TLB invalid — Data access			
6	Address error — Instruction fetch	16	TLB modified — Data write			
7	TLB refill — Instruction fetch	17	Cache error — Data access			
8	TLB invalid — Instruction fetch	18	Watch Data access			
9	Watch Instruction fetch	19	Bus error — Data access (precise)			
10	Cache error — Instruction fetch	20	Interrupt (lowest priority)			

#### Table 6.13 Exception Priority Order (highest to lowest)

Generally speaking, the exceptions that will be described in the following sections are handled ("processed") by hardware; these exceptions are then serviced by software.

#### **Exception Vector Locations**

The Reset, Soft Reset, and NMI exceptions are always vectored to location 0xBFC0 0000 (virtual address), corresponding to *kseg1*.

The debug exception for In-Circuit Emulator (ICE) is vectored to location 0xFF20\_0200 (virtual address), corresponding to ICE space, if the ICE hardware is connected to the CPU (i.e. Configuration register ICE bit is set). Otherwise, this exception is vectored to location 0xBFC0\_0480.

Addresses for all other exceptions are a combination of a *vector offset* and a *base address*. The base address is determined by the *BEV* bit of the *Status* register, as shown in Table 6.16. Table 6.14 lists the vector offset that is added to the base address to create the exception address.

	BEV	Normal Exception Base	Cache Error Base		
	0	0x8000 0000	0xA000 0000		
l	1	0xBFC0 0200	0xBFC0 0200		

#### Table 6.14 Base Address Vector Offset

As shown in Table 6.15, when *BEV* = 0, the vector base for the Cache Error exception changes from *kseg0* (0x8000 0000) to *kseg1* (0xA000 0000).

When BEV = 1, the vector base for the Cache Error exception is 0xBFC00200. This is an uncached and unmapped space, allowing the exception to bypass the cache and TLB.

Exception	RC32334 Processor Vector Offset
TLB refill, EXL = 0	0x000
Cache Error	0x100
Interrupt <sup>1</sup>	0x200
Others	0x180

Table 6.15 List of RC32334 Exception vectors

<sup>1.</sup> If cause IV = 1. Otherwise interrupts use general vector offset.

Exception	BEV	EXL	IV	ICE	RC32334 Processor Vector
Reset, Soft Reset, NMI	Х	Х	Х	Х	0xBFC0 0000
Debug (ICE)	Х	Х	Х	1	0xFF20 0200
Debug (ICE)	Х	Х	Х	0	0xBFC0 0480
TLB refill	1	0	Х	Х	0xBFC0 0200
TLB refill	1	1	Х	Х	0xBFC0 0380
TLB refill	0	0	Х	Х	0x8000 0000
TLB refill	0	1	Х	Х	0x8000 0180
Cache Error	1	Х	Х	Х	0xBFC0 0300
Cache Error	0	Х	Х	Х	0xA000 0100
Interrupt	1	Х	1	Х	0xBFC0 0400
Interrupt	1	Х	0	Х	0xBFC0 0380
Interrupt	0	Х	1	Х	0x8000 0200
Interrupt	0	Х	0	Х	0x8000 0180
Others	1	Х	Х	Х	0xBFC0 0380
Others	0	Х	Х	Х	0x8000 0180

ote: X means don't care

#### Table 6.16 RC32334 Exception Vectors

#### **Reset Exception**

Cause: The Reset exception occurs when the cpu\_coldreset\_n signal is asserted and then deasserted.

Processing: The CPU provides a special exception vector for this exception of: 0xBFC0 0000

The Reset vector resides in unmapped and uncached CPU address space, so the hardware need not initialize the TLB or the cache to process this exception. It also means the processor can fetch and execute instructions while the caches and virtual memory are in an undefined state.

Maskable: No

The contents of all registers in the CPU are undefined when this exception occurs, except for the following register fields:

**Processor Exceptions** 

- In the Status register, SR is cleared to 0, and ERL and BEV are set to 1. All other bits are undefined.
- The Random register is initialized to the value of its upper bound.
- The Wired register is initialized to 0.
- Iwatch.I,Dwatch.W and Dwatch.R are cleared.
- \* Some of the Config Register bits are initialized from the boot-time mode stream.
- The Reset exception is serviced by:
- initializing all processor registers, coprocessor registers, caches, and the memory system
- performing diagnostic tests
- bootstrapping the operating system

The Reset exception process is as shown in Figure 6.15.

#### Figure 6.15 Process of the Reset Exception

#### **Debug Exception**

**Cause:** The Debug exception occurs either when the ICE Breakpoint signal is asserted from the ICE hardware or when the processor executes the SDBBP instruction.

Processing: The CPU provides a special exception vectors for this exception at:

- 0xFF20 0200 if the ICE hardware is connected to the CPU.
- 0xBFC0 0480 if the ICE hardware is not connected to the CPU.

The Debug exception vectors reside in unmapped and uncached CPU address space, so the hardware need not initialize the TLB or the cache to process this exception. It also means the processor can fetch and execute instructions while the caches and virtual memory are in an undefined state.

**Servicing:** The Debug exception is serviced by the ICE software, to assist the user in a system level debug.

Maskable: No

#### Soft Reset Exception

**Cause:** The Soft Reset exception occurs in response to the Reset\* input signal (internal to CPU core), and execution begins at the Reset vector when Reset\* is deasserted.

**Processing:** The Reset exception vector is used for this exception, located within unmapped and uncached address space so that the cache and TLB need not be initialized to process this exception. When a Soft Reset occurs, the *SR* bit of the *Status* register is set to distinguish this exception from a Reset exception.

The primary purpose of the Soft Reset exception is to reinitialize the processor after a fatal error during normal operations. Unlike an NMI, all cache and bus state machines are reset by this exception.

Like Reset, Soft Reset can be used on the processor in any state. The caches, TLB, and normal exception vectors need not be properly initialized.

When this exception occurs, the contents of all registers are preserved except for:

- ErrorEPC register, which contains the restart PC
- ERL bit of the Status register, which is set to 1
- SR bit of the Status register, which is set to 1
- BEV bit of the Status register, which is set to 1

Because the Soft Reset can abort cache and bus operations, cache and memory state is undefined when this exception occurs.

**Servicing**: The Soft Reset exception is serviced by saving the current processor state for diagnostic purposes, and reinitializing for the Reset exception.

#### Maskable: No

The Soft Reset and NMI exception processes are as shown in Figure 6.16.

T: ErrorEPC <sup>°</sup> PC SR <sup>°</sup> SR<sub>31:23</sub> || 1 || 0 || 1 || SR<sub>19:3</sub> || 1 || SR<sub>1:0</sub> /\* BEV<sup>°</sup> 1, SR <sup>°</sup> 1, ERL <sup>°</sup> 1 \*/ PC <sup>°</sup> 0xBFC0 0000

Figure 6.16 Process of the Soft Reset and NMI Exceptions

#### Nonmaskable Interrupt (NMI) Exception

**Cause:** The Nonmaskable Interrupt (NMI) exception occurs in response to the asserting edge of the NMI pin. Unlike all other interrupts, this interrupt is not maskable; it occurs regardless of the settings of the *EXL*, *ERL*, and the *IE* bits in the *Status* register.

**Processing:** The Reset exception vector is used for this exception. This vector is located within unmapped and uncached address space so that the cache and TLB need not be initialized to process an NMI interrupt. When an NMI exception occurs, the *SR* bit of the *Status* register is set to differentiate this exception from a Reset exception. Because an NMI can occur in the midst of another exception, it is not normally possible to continue program execution after servicing an NMI.

Unlike Reset and Soft Reset, but like other exceptions, NMI is taken only at instruction boundaries. The state of the caches and memory system are preserved by this exception.

To terminate a pending read that has hung the best approach is to return a bus error. However, if you wish to use a CPU exception to indicate a hung read, Soft Reset is preferable to NMI.

When this exception occurs, the contents of all registers are preserved except for the following:

- ErrorEPC register, which contains the restart PC
- ERL bit of the Status register, which is set to 1
- SR bit of the Status register, which is set to 1
- BEV bit of the Status register, which is set to 1

**Servicing:** The NMI exception is serviced by saving the current processor state for diagnostic purposes, and reinitializing the system for the Reset exception.

Maskable: No.

#### **Address Error Exception**

Cause: The Address Error exception occurs when an attempt is made to execute one of the following:

- load, fetch, or store a word that is not aligned on a word boundary (except for use of special instruction)
- Ioad or store a halfword that is not aligned on a halfword boundary
- reference the kernel address space from User mode

#### **TLB Exceptions**

### Notes

**Processing:** The common exception vector is used for the address error exception. If the *AdEL* or *AdES* code in the *Cause* register is set, this indicates how the instruction (shown by the *EPC* register and the *BD* bit in the *Cause* register) caused the exception: through an instruction reference, a load operation, or a store operation.

When this exception occurs, the *BadVAddr* register retains the virtual address that was not properly aligned or had referenced protected address space. The contents of the *VPN* field of the *Context* and *EntryHi* registers are undefined, as are the contents of the *EntryLo* register.

The *EPC* register contains the address of the instruction that caused the exception, unless this instruction is in a branch delay slot. If it is in a branch delay slot, the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set as indication.

**Servicing:** Typically, the process executing at the time is handed a segmentation violation signal. This error is usually fatal to the process incurring the exception. To resume execution, the *EPC* register or the load/store target address must be altered so that the unaligned reference instruction does not re-execute; this is accomplished by adding a value of 4 to the *EPC* register (*EPC* register + 4) before returning.

If an unaligned reference instruction is in a branch delay slot, interpretation of the branch instruction is required to resume execution.

Maskable: No

# **TLB Exceptions**

This section explains the TLB Exceptions. Three types of TLB exceptions can occur:

- TLB Refill occurs when there is no TLB entry that matches an attempted reference to a mapped address space.
- TLB Invalid occurs when a virtual address reference matches a TLB entry that is marked invalid.
- TLB Modified occurs when a store operation virtual address reference to memory matches a TLB entry which is marked valid but is not dirty (the entry is not writable).

For specifics on the exceptions listed here, refer to the appropriate subsection.

#### **TLB Refill Exception**

Cause: The TLB refill exception occurs when there is no TLB entry to match a reference to a mapped address space.

**Processing:** This exception sets the *TLBL* or *TLBS* code in the *ExcCode* field of the *Cause* register. This code indicates whether the instruction, as shown by the *EPC* register and the *BD* bit in the *Cause* register, caused the miss by an instruction referenced load operation or by a store operation.

When this exception occurs, the *BadVAddr*, *Context*, and *EntryHi* registers hold the virtual address that failed the address translation. The *EntryHi* register also contains the ASID from which the translation fault occurred. The *Random* register normally suggests a valid location in which to place the replacement TLB entry.

The contents of the *EntryLo* registers are undefined. The *EPC* register contains the address of the instruction that caused the exception, unless this instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

**Servicing:** To service this exception, the content of the *Context* register is used as a virtual address to fetch memory locations containing the physical page frame and access control bits for a pair of TLB entries. The two entries are placed into the *EntryLo0/EntryLo1* register; the *EntryHi* and *EntryLo* registers are written into the TLB, typically with a TLBWR instruction.

It is possible that the virtual address used to obtain the physical address and access control information is on a page that is not resident in the TLB. This condition is processed by allowing a TLB refill exception in the TLB refill handler. This second exception goes to the common exception vector because the *EXL* bit of the *Status* register is set.

Maskable: No.

#### **TLB Invalid Exception**

Cause: The TLB invalid exception occurs when a virtual address reference matches a TLB entry that is marked invalid (TLB valid bit cleared).

**Processing:** The common exception vector is used for this exception. The *TLBL* or *TLBS* code in the *ExcCode* field of the *Cause* register is set, which indicates whether the instruction—shown by the *EPC* register and *BD* bit in the *Cause* register—caused the miss by an instruction referenced load operation or by a store operation.

When this exception occurs, the *BadVAddr*, *Context*, and *EntryHi* registers contain the virtual address that failed address translation. The *EntryHi* register also contains the ASID from which the translation fault occurred. The *Random* register normally contains a valid location in which to put the replacement TLB entry. The contents of the *EntryLo* registers are undefined.

The *EPC* register contains the address of the instruction that caused the exception unless this instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

Servicing: A TLB entry is typically marked invalid when one of the following is true:

- a virtual address does not exist
- the virtual address exists, but is not in main memory (a page fault)
- a trap is desired on any reference to the page (for example, to maintain a reference bit or during debug)

After servicing the cause of a TLB Invalid exception, the TLB entry is located with TLBP (TLB Probe), and replaced by an entry with that entry's *Valid* bit set.

Maskable: No.

#### **TLB Modified Exception**

**Cause:** The TLB modified exception occurs when a store operation virtual address reference to memory matches a TLB entry that is marked valid but is not dirty and therefore is not writable.

**Processing:** The common exception vector is used for this exception, and the *Mod* code in the *Cause* register is set. When the TLB Modified Exception occurs, the *BadVAddr, Context,* and *EntryHi* registers contain the virtual address that failed address translation. The *EntryHi* register also contains the ASID from which the translation fault occurred. The contents of the *EntryLo* registers are undefined.

The *EPC* register contains the address of the instruction that caused the exception unless that instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

**Servicing:** The kernel uses the failed virtual address or virtual page number to identify the corresponding access control information. The page identified may or may not permit write accesses; if writes are not permitted, a write protection violation occurs.

If write accesses are permitted, the page frame is marked dirty/writable by the kernel in its own data structures. The TLBP instruction places the index of the TLB entry that must be altered into the *Index* register. The *EntryLo* register is loaded with a word containing the physical page frame and access control bits (with the *D* bit set), and the *EntryHi* and *EntryLo* registers are written into the TLB.

#### Maskable: No

#### **Cache Error Exception**

**Cause:** The Cache Error exception occurs when a primary cache parity error is detected.

**Processing:** The processor sets the *ERL* bit in the *Status* register, saves the exception restart address in *ErrorEPC* register, and then transfers to a special vector in uncached space:

- If the BEV bit = 0, the vector is 0xA000 0100.
- If the BEV bit = 1, the vector is 0xBFC0 0300.

No other registers are changed.

**Servicing:** All errors should be logged. To correct cache parity errors, the system uses the CACHE instruction to invalidate the cache block, overwrites the old data through a cache miss, and resumes execution with an ERET. Other errors are not correctable and are likely to be fatal to the current process.

Maskable: Yes, by the DE bit of the Status register.

The Cache Error exception process is as shown in Figure 6.17.




Figure 6.17 Process of the Cache Error Exception

#### **Bus Error Exception**

**Cause:** A Bus Error exception is raised by board-level circuitry for events such as bus time-out, backplane bus parity errors, and invalid physical memory addresses or access types. A Bus Error exception will occur only when a cache miss refill or uncached reference occurs synchronously. A Bus Error exception resulting from a buffered write transaction must be reported using the general interrupt mechanism.

**Processing:** The common interrupt vector is used for a Bus Error exception. The *IBE* or *DBE* code in the *ExcCode* field of the *Cause* register is set, signifying whether the instruction (as indicated by the *EPC* register and *BD* bit in the *Cause* register) caused the exception by an instruction referenced load operation or store operation.

The *EPC* register contains the address of the instruction that caused the exception, unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

Servicing: The physical address at which the fault occurred can be computed from information available in the CP0 registers.

If the *IBE* code in the *Cause* register is set (indicating an instruction fetch reference), the virtual address is contained in the *EPC* register. If the *DBE* code is set (indicating a load or store reference), then the instruction that caused the exception is located at the virtual address contained in the *EPC* register (or 4+ the contents of the *EPC* register if the *BD* bit of the *Cause* register is set).

**Note:** The IPE bit should be checked first. If this bit is set, refer to the servicing section for the Imprecise Bus Error Exception.

The virtual address of the load and store reference can then be obtained by interpreting the instruction. The physical address can be obtained by using the TLBP instruction and reading the *EntryLo* register to compute the physical page number. The process that is executing at the time of this exception is handed a bus error signal, which is usually fatal.

Maskable: No.

#### **Integer Overflow Exception**

**Cause:** An Integer Overflow exception occurs when an ADD, ADDI, SUB<sup>1</sup>, or instruction results in a 2's complement overflow.

**Processing:** The common exception vector is used for this exception, and the OV code in the Cause register is set.

<sup>1.</sup> See Appendix A for instruction description.

The *EPC* register contains the address of the instruction that caused the exception unless the instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

Servicing: The process executing at the time of the exception is handed a floating-point exception/ integer overflow signal. This error is usually fatal to the current process.

Maskable: No.

#### **Trap Exception**

**Cause:** The Trap exception occurs when a TGE, TGEU, TLT, TLTU, TEQ, TNE, TGEI, TGEUI, TLTI, TLTUI, TEQI, or TNEI<sup>1</sup> instruction results in a TRUE condition.

**Processing:** The common exception vector is used for this exception, and the *Tr* code in the *Cause* register is set.

The *EPC* register contains the address of the instruction causing the exception unless the instruction is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction and the *BD* bit of the *Cause* register is set.

**Servicing:** The process executing at the time of a Trap exception is handed a floating-point exception/ integer overflow signal. This error is usually fatal.

Maskable: No.

#### **System Call Exception**

Cause: The execution of the SYSCALL instruction causes a System Call exception to occur.

Processing: The common exception vector is used for this exception, and the Sys code in the Cause register is set.

The *EPC* register contains the address of the SYSCALL instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction.

If the SYSCALL instruction is in a branch delay slot, the *BD* bit of the *Status* register is set; otherwise, this bit is cleared.

**Servicing:** When this exception occurs, control is transferred to the applicable system routine. To resume execution, the *EPC* register must be altered so that the SYSCALL instruction does not re-execute; this is accomplished by adding a value of 4 to the *EPC* register (*EPC* register + 4) before returning. If a SYSCALL instruction is in a branch delay slot, a more complicated algorithm, beyond the scope of this description, may be required.

Maskable: No.

#### **Breakpoint Exception**

**Cause:** A Breakpoint exception occurs when an attempt is made to execute the BREAK instruction.

**Processing:** The common exception vector is used for this exception, and the *Bp* code in the *Cause* register is set. The *EPC* register contains the address of the BREAK instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction. If the BREAK instruction is in a branch delay slot, the *BD* bit of the *Status* register is set, otherwise the bit is cleared.

**Servicing:** When the Breakpoint exception occurs, control is transferred to the applicable system routine. Additional distinctions can be made by analyzing the unused bits of the BREAK instruction (bits 25:6), and loading the contents of the instruction whose address the *EPC* register contains. A value of 4 must be added to the contents of the *EPC* register (*EPC* register + 4) to locate the instruction if it resides in a branch delay slot.

To resume execution, the EPC register must be altered so that the BREAK instruction does not reexecute. This is accomplished by adding a value of 4 to the EPC register (EPC register + 4) before

**TLB Exceptions** 

returning. If a BREAK instruction is in a branch delay slot, interpretation of the branch instruction is required to resume execution.

Maskable: No.

### **Reserved Instruction Exception**

Cause: The Reserved Instruction exception occurs when one of the following conditions occurs:

- an attempt is made to execute an instruction with an undefined major opcode (bits 31:26)
- an attempt is made to execute a SPECIAL instruction with an undefined minor opcode (bits 5:0)
- an attempt is made to execute a REGIMM instruction with an undefined minor opcode (bits 20:16)
- an attempt is made to execute a 64-bit operation

**Processing:** The common exception vector is used for this exception, and the *RI* code in the *Cause* register is set. The *EPC* register contains the address of the reserved instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction.

**Servicing:** No instructions in the RC32300 CPU core are interpreted. The process executing at the time of this exception is handed an illegal instruction/reserved operand fault signal. This error is usually fatal.

Maskable: No.

#### **Coprocessor Unusable Exception**

Cause: The Coprocessor Unusable exception occurs when an attempt is made to execute a coprocessor instruction for either:

- a corresponding coprocessor unit that has not been marked usable, or
- CP0 instructions, when the unit has not been marked usable and the process executes in User mode.

**Processing:** The common exception vector is used for this exception, and the *CPU* code in the *Cause* register is set. The contents of the *Coprocessor Usage Error* field of the coprocessor *Control* register indicate which of the four coprocessors was referenced. The *EPC* register contains the address of the unusable coprocessor instruction unless it is in a branch delay slot, in which case the *EPC* register contains the address of the preceding branch instruction.

**Servicing:** The coprocessor unit to which an attempted reference was made is identified by the Coprocessor Usage Error field, which results in one of the following situations:

- If the process is entitled access to the coprocessor, the coprocessor is marked usable and the corresponding user state is restored to the coprocessor.
- If the process is entitled access to the coprocessor, but the coprocessor does not exist or has failed, interpretation of the coprocessor instruction is possible.
- If the BD bit is set in the Cause register, the branch instruction must be interpreted; then the coprocessor instruction can be emulated and execution resumed with the EPC register advanced past the coprocessor instruction.
- If the process is not entitled access to the coprocessor, the process executing at the time is handed an illegal instruction/privileged instruction fault signal. This error is usually fatal.

Maskable: No.

#### Interrupt Exception

**Cause:** The Interrupt exception occurs when one of the eight interrupt conditions is asserted. The significance of these interrupts is dependent upon the specific system implementation.

**Processing:** The RC32334 may use the common exception vector or a dedicated vector for this exception, determined by the *Cause* Register *IV* bit. The *Int* code in the *Cause* register is set. The *IP* field of the *Cause* register indicates current interrupt requests. It is possible that more than one of the bits can be simultaneously set (or even *no* bits may be set if the interrupt is asserted and then deasserted before this register is read).

**Servicing:** If the interrupt is caused by one of the two software-generated exceptions (*SW1* or *SW0*), the interrupt condition is cleared by setting the corresponding *Cause* register bit to 0. If the interrupt is hardware-generated, the interrupt condition is cleared by correcting the condition causing the interrupt pin to be asserted.

**Maskable:** Yes. Each of the eight interrupts can be masked by clearing the corresponding bit in the *Int-Mask* field of the *Status* register, and all of the eight interrupts can be masked at once by clearing the *IE* bit of the *Status* register.

**Note:** Due to the write buffer, a store to an external device will not necessarily occur until after completion of other instructions in the pipeline. Thus, the user must ensure that the store occurs before the return from exception (ERET) instruction is executed; otherwise, the interrupt may be serviced again, although there should be no interrupt pending. The Sync instruction can be used to achieve this.

### **DWatch Exception**

**Cause:** DWatch is a read-write register that specifies a data virtual address that causes a Watch exception. This exception occurs either when the program does a load and the target address matches DWatch and DWatch.R is set or when the program does a store and the target address matches DWatch and DWatch.W is set.

**Processing:** The common exception vector is used for this exception. The Watch code of the *Cause* register is set with the *DW* bit set.

Servicing: This exception is typically used during system debug. Servicing is system-specific.

**Maskable:** No. Enabled or disabled through bits in the DWatch register (19). Refer to Table 6.8 for settings and descriptions.

#### **IWatch Exception**

**Cause:** IWatch is a read-write register that specifies an instruction virtual address that causes a Watch exception. The exception occurs when the program address matches the IWatch Register, and IWatch.I is set.

**Processing:** The common exception vector is used for this exception. The Watch code of the *Cause* register is set with the *IW* bit set.

Servicing: Typically, this exception is used during system debug. Servicing is system-specific.

**Maskable:** No. Enabled or disabled through bits in the IWatch register (18). Refer to Table 6.7 for settings and descriptions.


#### **Exception Handling and Servicing Flowcharts**


The remainder of this chapter contains flowcharts for the exceptions described in Table 6.13 as well as guidelines for their handlers.


Figure	Description
Figure 6.18 Figure 6.19	General exceptions and their exception handler (HW) General exceptions and their exception handler (SW)
Figure 6.20 Figure 6.21	TLB miss exception and their exception handler (HW) TLB refill exception servicing guideline (SW)
Figure 6.22	Cache error exception and its handler
Figure 6.23	Reset, soft reset and NMI exceptions, and a guideline to their handler.


#### Table 6.17 List of Exception Handling Flowchart Types


In general, exceptions are handled by hardware (HW) and serviced by software (SW).
















# Cache Organization, Operation, and Coherency

Notes

### Introduction

Caches are small, high speed memories used to buffer the central processing unit from slower, larger storage devices such as those found in main memory. Caches are used to store the data or instructions that a program is currently using while the majority of the data remains in the slower memory, thus providing quick, temporary storage.

In the logical memory hierarchy, caches reside between the CPU and main memory. The increased memory access speed made possible through caches is usually transparent to the programmer.

Each functional block shown in Figure 7.1 has the capacity to hold more data than the block above it. For example, physical main memory has a larger capacity than the primary cache. However, each functional block requires longer access times than any block above it; therefore, it takes longer to access data in main memory than in the CPU on-chip registers.




Figure 7.1 Logical Hierarchy of Memory

#### **Cache Operation Overview**

To support high-performance RISC designs, the primary cache is made up of an Instruction cache (holds instructions) and a Data cache (holds data). This arrangement allows the processor simultaneous access to both instructions and data, thereby doubling the effective cache-memory bandwidth.

In general, during cache operations, the processor accesses cache-resident instructions/data when the on-chip cache controller detects valid information in the cache by an address match. Figure 7.4 shows the primary cache lookup sequence.

If valid instruction or data is present, the processor retrieves it from cache memory and is then known as a primary-cache *hit*. If the instruction/data is not present, a cache *miss* has occurred. The cache line must then be retrieved from slower main memory.

For a cache hit, the processor retrieves the instruction/data from the (high-speed) primary cache and the operation continues. In the case of a cache miss, the processor can restart the pipeline after the first doubleword is retrieved (the one at the miss address) and continues the cache line refill in parallel.

It is possible for the same data to simultaneously be in main memory and primary cache. The data is kept consistent through the use of either a write-back or a write-through methodology. For a write-back cache, the modified data is not written back to memory until the cache line is replaced. In a write-through cache, the data is written to memory as the cached data is modified (with a possible delay due to the write buffer).

### **RC32334 Cache Description**

Details of the RC32334's cache memory are provided in the remainder of this chapter. Throughout this text, the following terminology will be used:

- The primary cache may also be referred to as the P-cache
- The primary data cache may also be referred to as the D-cache
- The primary instruction cache may also be referred to as the I-cache.

These terms will also be used interchangeably throughout the manual.

### **RC32334 Cache Attributes**

Table 7.1 highlights the user attributes of the RC32334 caches.

Attribute	Instruction	Data
size	8kB	2kB
organization	2-way set-associative	2-way set associative
line size	16 Bytes	16 Bytes
read unit	32-bits	32-bits
write policy	n.a.	write-back or write-through, as specified in CP0.
line transfer order	sub-block order	sub-block order
miss restart after transfer of	entire line	miss word
Cache-locking	per line	per line
parity	per-word	per-byte

Table 7.1 RC32334 Cache Attributes

### **Cache Organization and Accessibility**

This section describes the organization of the primary cache, including the manner in which it is mapped, the addressing used to index the cache, and composition of the cache lines. The primary instruction and data caches are indexed with a virtual address (VA).<sup>1</sup>

### **Organization of the Primary Instruction Cache (I-Cache)**


Each line of primary I-cache data (although the field actually contains an instruction, it is referred to as data to distinguish it from the tag field) has an associated 25-bit tag that contains a 21-bit physical address, a single valid bit, a single parity bit, a lock bit, and the FIFO replacement bit. Word parity is used on I-cache data.

<sup>&</sup>lt;sup>1.</sup> Because the size of one set of primary caches is 8KB for ICache and 2KB for DCache, the virtual offset equals the physical offset. Logically, however, the cache index is pre-translation and thus considered virtual.

The primary I-cache of the RC32334 processor has the following characteristics:

- Two-way set associative
- Indexed with a virtual address
- Checked with a physical tag
- Organized with 4-word (16-byte) cache line
- Lockable on a per-line basis.

Figure 7.2 shows the format of a primary I-cache register, and Table 7.2 lists field content descriptions.



Field	Description
PTag	Physical tag (bits 31:11 of the physical address)
F	FIFO Replacement Bit. Complemented on refill
V	Valid bit
Р	Even parity for the PTag and V fields
L	Lock bit
DataP	Even parity; 1 parity bit per word of data
Data	Cache data

#### Table 7.2 Primary I-Cache Line Field Descriptions

**Note:** The Physical tag field contains 21 bits (bit [31:11]) of the physical address to support the smaller I-cache size of 4KB (2KB per set) in the future. For the current version of 3200 core with 8KB of I-cache, just bits [31:12] are valid, bit 11 is ignored.

### **Organization of the Primary Data Cache (D-Cache)**

Each line of primary D-cache data has an associated 30-bit tag that contains a 23-bit physical address, 2-bit cache line state, a write-back bit, a parity bit for the physical address and cache state fields, a parity bit for the write-back bit, the FIFO replacement bit, and a lock bit.

The primary D-cache of the RC32334 processor has the following characteristics:

- Write-back or write-through on a per-page basis
- Two-way set associative
- Indexed with a virtual address
- Checked with a physical tag
- Organized with 4-word (16-byte) cache line
- Lockable on a per-line basis.


### Cache Organization, Operation, and Coherency

Data

Cache data

### Notes

Figure 7.3 shows the format of a primary D-cache line; Table 7.3 provides the field content descriptions.



Field	Description	
PTag	Physical tag (bits 31:9 of the physical address)	
F	FIFO Replacement Bit	
CS	Primary cache state: 0 = Invalid, 1 = Shared, 2 = Clean Exclusive, 3 = Dirty Exclusive	
Р	Even parity for the PTag and CS fields	
L	Lock bit	
W	Write-back bit (set if cache line has been written)	
W	Write-back bit (set if cache line has been written)	
DataP	Even parity for the data; 1-bit per byte	

#### 7.0 D.:... \_. - I- - I - I-

#### Table 7.3 Primary D-Cache Line Field Description

Note: The physical tag field contains 23 bits (bits [31:9]) of the physical address to support the smallest D-cache size of 1KB (512B per set) in the future. For the current version of 3200 core with 2KB of D-cache, just bits [31:10] are valid, bit 9 is ignored.

In the RC32334, the W (write-back) bit—not the cache state—indicates whether or not the primary cache contains modified data that must be written back to memory.

Note: There is no hardware support for cache coherency. The only cache states used are Dirty Exclusive and Invalid.





Figure 7.4 Conceptual Primary Cache Lookup Sequence

### **Accessing the Primary Caches**

Figure 7.5 shows the virtual address (VA) index into the primary caches. For the RC32334 the instruction cache is 8kB and the data cache is 2kB.



### **Primary Cache States**

The terms below are used to describe the *state* of a cache line<sup>1</sup>:

• **Exclusive**: a cache line that is present in exactly one cache in the system is exclusive. This is always the case for the RC32334. All cache lines are in an exclusive state.

**Primary Cache States** 

- Dirty: a cache line that contains data that has changed since it was loaded from memory is dirty.
- Clean: a cache line that contains data that has not changed since it was loaded from memory is clean.
- Shared: a cache line that is present in more than one cache in the system. The RC32334 does not provide for hardware cache coherency. This state will not occur during normal operations.

The RC32334 supports the four cache states shown in Table 7.4. Under normal operations, the only states that will occur in the RC32334, are the Dirty Exclusive and Invalid states.

**Note:** Although valid data is in the Dirty Exclusive state, it may still be consistent with memory. One must look at the dirty bit, W, to determine if the cache line is to be written back to memory when it is replaced.

Each primary cache line in the RC32334 system is in one of the states described in Table 7.4.

Cache Line State	Description
Invalid	A cache line that does not contain valid information must be marked invalid, and cannot be used. A cache line in any other state than invalid is assumed to contain valid information.
Shared	A cache line that is present in more than one cache in the system is shared. This state will not occur for normal operations.
Clean Exclusive	A clean exclusive cache line contains valid information and this cache line is not present in any other cache. The cache line is consistent with memory and is not owned by the processor (see "Cache Line Ownership" on page 7-6 in this chapter). This state will not occur for normal operations.
Dirty Exclusive	A dirty exclusive cache line contains valid information and is not present in any other cache. The cache line may or may not be consistent with memory and is owned by the processor (see "Cache Line Ownership" on page 7-6 in this chapter). Use the W bit to determine if the line must be written back on replacement.

#### Table 7.4 Primary Cache States

### **Primary Cache States**

Each primary data cache line is normally in one of the following states:

- invalid
- dirty exclusive.

Each primary instruction cache line is in one of the following states:

- invalid
- valid.

### **Cache Line Ownership**

The processor is the owner of a cache line when it is in the dirty exclusive state, and is responsible for the contents of that line. There can only be one owner for each cache line.

The ownership of a cache line is set and maintained through the rules described below.

 A processor assumes ownership of the cache line if the state of the primary cache line is dirty exclusive.

<sup>1.</sup> A cache line is the smallest unit of information that can be fetched from memory to be filled into the cache. A primary cache line is 16 bytes (4 words) in length and is represented by a single tag. Upon a cache miss in the primary cache, the missing cache line is loaded from main memory into the primary cache.

- A processor that owns a cache line is responsible for writing the cache line back to memory if the line is replaced during the execution of a Write-back or Write-back Invalidate cache instruction if the line is in a write-back page. The Cache instruction is explained in Appendix A.
- Memory always owns clean cache lines
- The processor gives up ownership of a cache line when the state of the cache line changes to invalid.

Therefore, based on these rules and that any valid data cache line is in the Dirty Exclusive state (under normal operating conditions), the processor is considered to be the owner of the cache line.

### **Cache Write Policy**

The RC32334 caches use the same write algorithms defined for the RC4700. These algorithms are specified by the "C" bits<sup>1</sup> of a TLB entry or through the K0 field of the status register.

The RC32334 processor manages its primary data cache by using either a write-back or a write-through policy selected on a per-page basis through the TLB. In a write-back cache, the data is not written back to memory until the cache line is replaced.

A write-through policy means the store data is written to the cache and to memory. Due to the write buffer, the write of the data to memory may not occur at the same time as the write to cache.

For a write-back entry, if the cache line is valid and has been modified (the W bit is set), the processor writes this cache line back to memory when the line is replaced, either in the course of satisfying a cache miss or during the execution of a Write-back or Write-back Invalidate CACHE instruction.

For a write-through entry, whenever a store hits in the cache line, the data is also written to memory via the write buffer. The store will not set or clear the W bit for a write-through cache line. This is to allow a different virtual address that maps to the same physical address and with a write-back policy to still set the W bit.

For a miss to a write-through line, the action taken will be determined by the write-allocation policy. For a write-allocate entry, the cache line is first retrieved from memory and the store will then continue. A no write-allocate entry will just post the write to the system interface, via the write buffer, in the same manner as an uncached write.

#### **Store Buffer**

To implement the write-back cache, the store instructions to cacheable memory operation must include a read/write sequence to the cache; the read first determines whether the line is cache resident; the subsequent write updates the appropriate bytes, dirty bit, and parity bits.

To allow back-to-back data cache access, the RC32334 implements the same store buffer concept included with IDT's 64-bit RISController. This avoids extra stalls after store instructions to complete the read-modify-write sequence required to update the cache line.

### **Cache Replacement Policy**

The RC32334 uses the following algorithm to select a cache line from the available sets for replacement:

- If both lines are invalid, select set A.
- If only one set is marked invalid, select that set.
- If one set is locked, select the other set.
- If both sets are locked, select set  $A^2$ .
- If both sets are valid and unlocked, select the line which has been in the cache the longest. Each
  cache line contains a "FIFO" bit to help determine which line was least recently replaced.

<sup>&</sup>lt;sup>1.</sup> See Table 5.1 in Chapter 5 of this manual for bit values and attribute assignment.

<sup>&</sup>lt;sup>2</sup> This is an erroneous condition; however, the RC32334 handles this case deterministically.

### **Cache Initialization**

The RC32334 includes 2kB of 2-way set associative data cache that corresponds to an address range between 0x000 and 0x7fc. The cache index offset for set A is 0x000, while the cache index offset for set B is 0x1000. To avoid any cache initialization problems, please select one of the following two initialization methods:

- 1. Initialize index location 0x000-0x3fc for set A and then 0x1000-0x13fc for set B.
- or
- 2. Initialize as if the data cache were at least 8k large.

The I-cache tag should also be initialized using "cache op" instruction with the index location 0x0000-0x0FFC for set A, and then 0x1000-0x1FFC for set B.

### **Cache Locking**

The RC32334 also supports a cache-locking feature that can be used to lock critical sections of code and/or data into on-chip caches to guarantee quick access.

A portion of a cache is said to be *locked* when a particular piece of code or data is loaded into a cache location that will not be selected later for refill by other data. The locking feature of the RC32334 is on a perline basis; that is, the kernel may set status register control bits that allow individual cache lines to be locked in the cache.

Locked cache lines can be changed by any of the following operations or conditions:

- cache operations
- store operations to cached virtual address
- if they become valid.

#### When to use Cache Locking

Cache locking is useful in the following cases:

- a portion of code must reside in cache permanently (for example, time-critical exception vectors) for real-time performance
- a given section of code is executed frequently and can fit inside a portion of the instruction cache
- a given section of data is accessed frequently and can fit inside the data cache (for example, tables containing routing information in an embedded network application).

In the RC32334, both the Instruction and Data cache are two-way set associative, with set A and set B. By setting the DL or IL bit in the Status register of CP0, a refilled cache line of a selected set, at that time, can be locked in the appropriate cache; therefore, a future fill into this cache line will always use the other set. Furthermore, if one set of a cache line has already been locked, the second attempt to lock this cache line will be ignored.

As previously noted, a Data store operation to locked data will update the D-cache contents; locking merely prevents the cache line contents from being replaced by the contents of a different physical location. The locked cache line can be unlocked by using a Cache operation to invalidate that line. Anytime the *valid* bit of a cache line is cleared, the *lock* bit is cleared simultaneously. The basic algorithm presented here consists of the following three steps.

- 1. Set the appropriate cache-lock enable bit(s).
- 2. Load the critical code/data into the cache(s).
- Clear the appropriate cache lock enable bit(s).

#### **Example: Data Cache Locking**

For this example, assume an application in which a table must be kept in cache. After completing the initialization of data structures, etc., in the start-up code, the DL bit in the Status register can be set to enable the cache line locking, perform reads through cached addresses to load the data into the data cache, and then—to prevent further cache locking— clear the DL bit. A sample code fragment for the Data Cache Locking operation follows:

#### **Cache Organization, Operation, and Coherency**

Notes

#### .set noreorder flush cache /\* Flush the cache \*/ jal a0, C0 SR /\* Get old SR value \*/ mfc0 al, SR SET DL /\* SR SET DL = 0x00100000 \*/ li or a0, a0, a1 a0, CO SR mtc0 /\* Set the Lock bit for data cache \*/ nop nop /\* 3 nops: safety against CP0 hazard \*/ nop la t0, critical table /\* This table should always be in cache \*/ li /\* Size of table in bytes \*/ t1, table size li t2, 0 /\* Number of bytes read into cache \*/ 1: lw a0, 0(t0) addiu t2,4 bneq t2, t1, 1b /\* Loop back till done \*/ addiu t0, 4 /\* bump read address \*/ mfc0 a0, C0 SR /\* Get old SR value \*/ li al, SR CLR DL /\* SR CLR DL = 0xffeffffff \*/ and a0, a0, a1 mtc0 a0, C0 SR /\* Clear the Lock bit for data cache \*/ nop nop /\* 3 nops: safety against CP0 hazard \*/ nop

### **Example: Instruction Cache Locking**

For this example, assume an application in which a critical function must be kept in cache. Also assume that the size of the function is known. (If not known, the size can be determined by generating a disassembly of the object file.)

After completing the initialization of data structures, etc., in the start-up code, the IL bit of the Status register can be set to enable cache line locking, perform the FILL operation in the CACHE instruction that will fill the instruction cache with the critical function, and then—to prevent further cache locking—clear the IL bit.

A sample code fragment for the Instruction Cache Locking operation follows:

```
.set noreorder
jal
                                              flush cache
                                                                /* Flush the cache */
                          /* Get address of label '1' */
     la
             t0, 1f
             t1, 0xA000000
     li
             t0, t0, t1
     or
                  /* Uncached execution from now onwards */
     jr
          t0
     nop
1: la t0, func_start_addr /* Start address of critical code */
```

<pre>li 11, fune_size /* Critical code size */ li 12, 0 /* Number of words read into cache */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_SET_IL /* SR_SET_IL = 0x00080000 */ or a0, a0, a1 mtc0 a0, C0_SR /* Set Lock bit for instruction cache */ nop nop 2: cache Fill_1, 0(t0) /* Fill Operat addiu 12, 4 bneq 12, t1, 2b /* Loop back till done */ addiu 10, 4 /* bump read address */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7fff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop</pre>	
<pre>mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_SET_IL /* SR_SET_IL = 0x00080000 */ or a0, a0, a1 mtc0 a0, C0_SR /* Set Lock bit for instruction cache */ nop nop nop 2: cache Fill_I, 0(t0) /* Fill Operat addiu t2, 4 bneq t2, t1, 2b /* Loop back till done */ addiu t0, 4 /* bump read address */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop nop nop nop nop nop</pre>	
<pre>li al, SR_SET_IL /* SR_SET_IL = 0x00080000 */ or a0, a0, a1 mtc0 a0, CO_SR /* Set Lock bit for instruction cache */ nop nop nop 2: cache Fill_I, 0(t0) /* Fill Operat addiu t2, 4 bneq t2, t1, 2b /* Loop back till done */ addiu t0, 4 /* bump read address */ mfc0 a0, CO_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, CO_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop nop nop nop nop nop</pre>	
or a0, a0, a1 mtc0 a0, C0_SR /* Set Lock bit for instruction cache */ nop nop nop 2: cache Fill_I, 0(t0) /* Fill Operat addiu t2, 4 bneq t2, t1, 2b /* Loop back till done */ addiu t0, 4 /* bump read address */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop nop nop nop	
mtc0 a0, C0_SR /* Set Lock bit for instruction cache */ nop nop nop 2: cache Fill_I, 0(t0) /* Fill Operat addiu t2, 4 bneq t2, t1, 2b /* Loop back till done */ addiu t0, 4 /* bump read address */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop v* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop	
<pre>nop nop nop nop nop nop nop nop nop nop</pre>	
<pre>nop nop 2: cache Fill_I, 0(t0) /* Fill Operat addiu t2, 4 bneq t2, t1, 2b /* Loop back till done */ addiu t0, 4 /* bump read address */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop v* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop</pre>	
<pre>nop 2: cache Fill_I, 0(t0) /* Fill Operat addiu t2, 4 bneq t2, t1, 2b /* Loop back till done */ addiu t0, 4 /* bump read address */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop</pre>	
2: cache Fill_I, 0(t0) /* Fill Operat addiu t2, 4 bneq t2, t1, 2b /* Loop back till done */ addiu t0, 4 /* bump read address */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop nop nop nop	
addiu t2, 4 bneq t2, t1, 2b /* Loop back till done */ addiu t0, 4 /* bump read address */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop nop nop nop	
addiu t2, 4 bneq t2, t1, 2b /* Loop back till done */ addiu t0, 4 /* bump read address */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop nop nop nop	ation */
bneq t2, t1, 2b /* Loop back till done */ addiu t0, 4 /* bump read address */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop	ation 7
addiu t0, 4 /* bump read address */ mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop nop v0 nop	
mfc0 a0, C0_SR /* Get old SR value */ li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop	
<pre>li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop</pre>	
<pre>li a1, SR_CLR_IL /* SR_CLR_IL = 0xfff7ffff */ and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop</pre>	
and a0, a0, a1 mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop v0, 3f jr v0 nop	
mtc0 a0, C0_SR /* Clear Lock bit for instruction cache */ nop nop nop nop nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop	
nop nop nop nop nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop	
nop nop nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop	
nop nop nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop	
nop nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop	
nop /* 5 nops: safety against CP0 hazard */ la v0, 3f jr v0 nop	
la v0, 3f jr v0 nop	
nop	
3: /* Resume execution in mode as linked */	
3: /* Resume execution in mode as linked */	

## **RC32334 Internal Bus**



Notes

### Introduction

The RC32334 is an integrated processor which is logically an integration of two discrete existing IDT devices; the RC32364 standalone CPU and the RC32134 system controller. The bus that connects the two discrete devices together, is replaced internally in the RC32334 integrated processor, referred to in this manual as the RC32300 CPU bus.


Although this bus in not visible external to the RC32334, there are certain registers that need to be configured by the user. This chapter discusses these aspects.

Generally, the RC32300 CPU bus features a multiplexed address/data bus and a number of associated control signals. A device controller module latches and decodes the address information originating from the RC32300 CPU core to determine which memory, I/O or peripheral module is being accessed, per the internal address map of the RC32334.

### List of Features for RC32300 CPU Bus

- Internal 32-bit physical addressing
- Internal 32-bit data bus
- Internal command/data protocol
- Internal generic read/write and burst read/write protocols
- Internal bus arbitration modes
- Internal chip select generation

### **Block Diagram**



### **Functional Overview**

The RC32334's internal bus bridge provides a translation from the RC32300 CPU BIU interface control/ address bus to the internal IP bus. The RC32334's internal IP bus is a synchronous command oriented bus that connects multiple DMA masters and all of the peripheral slaves. The bridge also provides address decoding and generates all address lines to the external memory and I/O peripherals. The internal bus bridge contains the following three main components:

- Address module
- Data module
- Control module.

### **Address Module**

The Address module of the internal bus bridge translates either the RC32300 CPU core generated addresses or addresses generated by internal modules (DMA Controller, PCI Interface) to the primary address lines, for use by the external Memory system and I/O peripherals. The Address module also generates decoding for all external chip and internal module chip selects.

#### Address Incrementer

The system address that is used to interface to external memory such as PROM or DRAM is incremented after each word (32-bit) access. RC32300 CPU core initiated reads must be incremented with subblock ordering, which is shown in Figure 8.2. Other accesses—including those generated from the DMA Controller and PCI bridge interface as well as all writes—increment addresses with linear ordering.




Figure 8.2 Subblock Ordered Data Retrieval

The RC32334 makes a system simplification and assumes that all accesses are 32-bit. Thus, both the 8- and 16-bit PROMs must connect Addr[3:2], BE\_n[1], and BE\_n[0] directly to the RC32334 if mem\_addr[3:2] are used, in accordance with the table within Table 1.2, Pin Descriptions. The RC32334 will inadvertently increment (in subblock order) mem\_addr[3:2] on each CPU byte access. For more information, refer to the Using 8- or 16-bit Boot PROMs section of Chapter 10 for more information.

#### Address MUX


The RC32334 uses the first set of address lines (mem\_addr[25:2]) to provide the address to external memory (ROM, EPROM, SRAM) and I/O peripherals. SDRAM, the address lines (mem\_addr[15:2]) provide the DRAM row and DRAM column addresses. An address mux is implemented to map the address of the transaction on the proper address lines. More details on the address mapping convention for these operations are provided in the Memory Controller section in Chapter 10 and the Synchronous DRAM Controller section in Chapter 11.

#### **Address Decode**

Address Decode takes the internally latched address and generates both external chip selects and internal module chip selects, based on the memory map. Some of the external chip selects are fixed to a particular physical address range. The address range of the other external chip selects is software programmable via the Memory Base Address Registers, Memory Base Mask Registers, DRAM Base Address Registers, and DRAM Base Mask Registers. These registers are described in the Memory-IO and DRAM chapters of this manual. Also, the Reset initialization requires that the Address Latch Timing Register be setup to optimize timing by choosing a 1 clock or 2 clock address decode, as described later in this chapter.

During the first clock of a transaction, the RC32334 decodes the address and compares it to the base address registers/constants from SDRAM, MEMORY, PCI, other peripherals, and controller register banks. Furthermore, on transactions selecting memory spaces within the SDRAM and MEMORY controllers, each compare bit is masked to determine whether that bit is involved in the compare. The mask operation allows multiple banks of memory to be in a linear contiguous address space.

**Note:** In Figure 8.3 through 8.5, cpu\_ale\_n and cpu\_ad[31:0] signals are internal to the RC32334 and are shown for reference only. They are generated by the RC32300 CPU core.








Figure 8.4 Address Latch Time with Slow Decode Setting

### **Data Module**

During read or write transactions to external memory and peripherals generated by the internal RC32300 CPU core, the RC32334 bus generates all control and address signals. Thus, the RC32334 provides sufficient control signals to enable data driven from memory.

### **CPU Read/Write Operations**

During the data phase of a write operation, the RC32334 is the master of the bus and drives the data on cpu\_ad[31:0] bus (see timing in Figure 8.5). However, during the data phase of a read operation, external memory or I/O becomes bus master and drives the data on the mem\_data[31:0] which is latched internally inside the RC32334 onto the cpu\_ad[31:0] bus.




Figure 8.5 RC32334 cpu\_ad[31:0] Data Phase

### **DMA Read/Write Operations**

During DMA operations, or when the PCI bus is accessing main memory, the RC32300 CPU core is not involved in the transaction and the RC32334 is master of the internal cpu\_ad[31:0] bus. During DMA write operations, the RC32334 drives the address and the control signal to the memory and I/O peripherals and drives the data on the mem\_data[31:0] bus. During DMA read operations, the RC32334 drives the address and control signals to the memory or I/O peripherals, which in turn returns the data to the RC32334 by driving the mem\_data[31:0] bus.

### Arbitration

The RC32300 CPU core is the default bus master on the internal cpu\_ad[31:0] bus. A RC32334 on-chip peripheral module requests the bus from the CPU core when DMA operations occur, or when the PCI bridge reads or writes to the main memory. The RC32334 implements an internal arbiter to arbitrate for the cpu\_ad[31:0] bus in the following two options:

- 1. Fixed (CPU, (0,1,2,3,PCI))
- Round robin after each grant: (CPU,(0,1,2,3,PCI)), (CPU,(1,2,3,PCI,0)), (CPU,(2,3,PCI,0,1)),...

The cpu\_ad[31:0] bus protocol enables the CPU core to request the bus after it has been granted by deasserting the busgnt\_n signal (an internal signal not visible to devices and external to the RC32334). Thus, between any two DMA accesses, the CPU will typically issue an access. However, if a DMA request is pending, the CPU will always give the bus up after its present transaction completes.

### **Memory Port Sizing**

The RC32334 divides the physical memory space into 12 regions. The port width of each region can be configured in the RC32334's Port-Width Control register. Physical memory space in the RC32334 is divided into 12 distinctive regions (typical mapping of the physical regions is shown in Table 1.4).

The port-width sizes of the DRAM (A,B,C,D) and PCI (J & K) regions are always 32-bit; however, the port-width sizes of the memory and I/O regions (H & I) are programmable through the Port-Width field of the Memory Controller register, as described later in this chapter.

## **Bus Turnaround (BTA) Register**

The RC32364 BIU core includes a BTA register that specifies, per memory region, the number of clock cycles the CPU core will wait before issuing a new transaction after completing a read operation. A similar BTA feature is included in the RC32334 peripheral controller.

This BTA feature allows slow-to-disable-data devices such as EPROM to share a data bus with other devices. RC32334 does not allow a transaction to follow a read in less than the BTA value setup per address block. Similar to the RC32300 CPU core BTA Register, all RC32334 BTA settings in the peripheral controller are set to their maximum of '3' at reset. The software operating system kernel should program this register immediately as part of the power-up/reset boot sequence. A field description table (Table 8.8) and format diagram (Figure 8.8) for this register are provided in the Register Descriptions section of this chapter.

### Watchdog Timer

As part of the Timer module, a Watchdog timer is included that works as a safeguard mechanism to assist in detecting runaway software. The Watchdog timer will issue an internal cpu\_reset\_n (warm reset) to the CPU core if the Watchdog Timer rolls over. When the RC32334 issues a warm reset, it does not affect the RC32334 reset boot-mode settings.

Normally, the software operating system kernel must occasionally reset the Timer Count Register (to  $0 \times 0000_0000$ ) so that the rollover does not occur. In Standard-boot mode, the WatchDog Timer function is enabled at reset. If the OS kernel chooses not to implement this function, the boot code must, at a minimum, disable this function by writing to the BusError Control Register of the IP Bridge. A WatchDog Timer Status bit indicates if the last reset was caused by the WatchDog Timer. In PCI-boot mode, the WatchDog Timer is disabled at reset.

### **Bus Time-Out Counters**

Two 16-bit software programmable bus time-out counters are also provided, each with its own comparator: software programmable abort, including externally generated wait-states. There is a software programmable enable/disable bit. In addition to the abort, an internal interrupt is generated. A bus time-out terminates the present data of a memory transaction, causing buserror\_n and ack\_n (both signals internal to the RC32334 interconnecting the System Controller to the CPU) to be returned. The bus time-out setting is typically calculated from the maximum burst length of the RC32334 at 4 words using its slowest transaction. Typically, an 8-bit boot EPROM burst transfer of 4 words (16 bytes) is the longest possible transfer. When a bus time-out occurs, the present physical address is latched into the Bus Error Register.

### **Bus Error Timers**

The RC32334 includes two bus error timers. The first is used for RC32364 BIU core bus time-outs and will time-out if the CPU bus is held too long. Because the present implementation of RC32334 always gets the CPU bus when an IP access is in process, a CPU bus time-out also causes an internal IP bus time-out.

For systems that must distinguish between CPU and IP accesses, an optional IP bus time-out timer is provided. This timer will only assert if the IP bus is held too long, regardless of the CPU bus time-out. Most systems will not need to use this timer and can reassign the timer for general purpose usage. If used, the IP bus time-out timer is typically set to 1 more than the CPU bus time-out, so that the two cases can be distinguished by the bus error status bits.

### **Register Descriptions**

Address	Register
FFFF_E200	CPU Port Width Register
FFFF_E204	CPU BTA Register
FFFF_E208	CPU BusError Address Register

Table 8.1 CPU Bus Interface Control Registers

Address	Register
1800_0000	BTA Register
1800_0004	Address Latch Timing Register
1800_0008	Arbitration Register

Table 8.2 CPU to IP Register Addresses and Descriptions (Part 1 of 2)

Address	Register
1800_0010	BusError Control Register
1800_0014	BusError Address Register
1800_0018	SysID Register

Table 8.2 CPU to IP Register Addresses and Descriptions (Part 2 of 2)

### **Interface Control Registers**

The following three interface control registers are used in the RC32334:

- The CPU Port-Width Control register controls attributes of the various memory systems and is used to interface the RC32334 to varying width memory regions.
- The CPU Bus Turnaround (BTA) control register controls the bus turnaround cycle(s) for the various memory systems. The RC32334 divides the physical address space into various sub-regions, each of which features independently programmable bus turnaround cycle(s).
- The CPU Bus Error Address Register holds the physical address of the transfer that signalled the most recent bus error.


### CPU Port-Width Control Register: Virtual Address 0xFFFF\_E200

The RC32334 divides the physical address space into various sub-regions, each of which features independently programmable port widths. At reset, all memory widths are set to the width of the boot prom. Software may then re-program the widths of various regions to meet the actual system implementation.

Using the Port Width Control register allows software to be fully independent of the actual system implementation; software may then treat all references as if the memory was 32-bits wide and relies on the RC32334 to manage the bus interaction with the actual memory system to satisfy this model.

The format of the CPU Port Width Control register is shown in Figure 8.6. Table 8.3 lists the register's fields and content descriptions.

**Note:** Region G should always be programmed to 32-bit port width during boot code initialization before the System Controller Registers are used.



Field	Description	
0	Reserved	
RegionA	Width of region RegionA	
RegionB	Width of region RegionB	
RegionC	Width of region RegionC	
RegionD	Width of region RegionD	
RegionE	Width of region RegionE	

Figure 8.6 Format of CPU Port Width Control Register

 Table 8.3 Port Width Control Register Field Definition (Part 1 of 2)

Field	Description
RegionF	Width of region RegionF
RegionG	Width of region RegionG
RegionH	Width of region RegionH
RegionI	Width of region RegionI
RegionJ	Width of region RegionJ
RegionK	Width of region RegionK
RegionL	Width of region RegionL
RegionM	Width of region RegionM
RegionN	Width of region RegionN
RegionO	Width of region RegionO

 Table 8.3 Port Width Control Register Field Definition (Part 2 of 2)

Width fields are encoded as shown in Table 8.4.

Width(1) (MSB)	Width(0) (LSB)	Port Width
0	0	8 bits
0	1	16 bits
1	0	32 bits
1	1	Reserved

Table 8.4 Encoding of 8-, 16-, and 32-bit Port Widths

The address ranges served by each named region are listed in Table 8.5. The memory space is divided as follows:

- The 512MB of kseg0/1 are divided into eight 64MB sub-regions, each of which can have independent widths. Thus, four widths can be reached cacheably, and four widths can be reached uncacheably. The cache management algorithm for kseg0 is specified in the k0 field of the status register.
- The remaining memory space—3.5GB—is divided into seven equal sections of 512MB, each of which can have independent widths. In addition, the cache attributes of each page within the region can be controlled using the TLB.

Region Name	Physical Address (31:26)	Comments
RegionA	0000 00	64MB
RegionB	0000 01	64MB
RegionC	0000 10	64MB
RegionD	0000 11	64MB
RegionE	0001 00	64MB
RegionF	0001 01	64MB
RegionG	0001 10	64MB
RegionH	0001 11	64MB
RegionI	001x xx	512MB
RegionJ	010x xx	512MB
RegionK	011x xx	512MB

Table 8.5 Memory Region Address Ranges (Part 1 of 2)

Region Name	Physical Address (31:26)	Comments
RegionL	100x xx	512MB
RegionM	101x xx	512MB
RegionN	110x xx	512MB
RegionO	111x xx	512MB

Table 8.5 Memory Region Address Ranges (Part 2 of 2)

#### CPU Bus Turnaround (BTA) Control Register: Virtual Address 0xFFFF\_E204

At reset, all memory sub-regions will be programmed to the maximum of 3 turnaround cycles, and software may then re-program this register to achieve maximum system performance.

The format of the BTA register is shown in Figure 8.7. This register's fields and content descriptions are listed in Table 8.6.

**Note:** Region G should always be programmed to a BTA=1 during boot code initialization. In general, most Regions can use BTA=1. Note that the T recovery cycle, shown in Figure 8.9, is used by the RC32334 to pre-charge the mem\_data bus during CPU-generated accesses. Thus, the BTA=0 setting should never be used unless proper bus isolation techniques are utilized, such as with Q-logic transceivers.




Figure 8.7	CPU Bus Turnaround	(BTA) Control Register Format
------------	--------------------	-------------------------------

Field	Definition
0	Reserved
0	Reserved
RegionA	Turnaround cycle(s) of region RegionA
RegionB	Turnaround cycle(s) of region RegionB
RegionC	Turnaround cycle(s) of region RegionC
RegionD	Turnaround cycle(s) of region RegionD
RegionE	Turnaround cycle(s) of region RegionE
RegionF	Turnaround cycle(s) of region RegionF
RegionG	Turnaround cycle(s) of region RegionG
RegionH	Turnaround cycle(s) of region RegionH
RegionI	Turnaround cycle(s) of region RegionI
RegionJ	Turnaround cycle(s) of region RegionJ
RegionK	Turnaround cycle(s) of region RegionK

Table 8.6 CPU Bus Turnaround (BTA) Control Register Field Descriptions (Part 1 of 2)

Field	Definition
RegionL	Turnaround cycle(s) of region RegionL
RegionM	Turnaround cycle(s) of region RegionM
RegionN	Turnaround cycle(s) of region RegionN
RegionO	Turnaround cycle(s) of region RegionO

Table 8.6 CPU Bus Turnaround (BTA) Control Register Field Descriptions (Part 2 of 2)

The turnaround cycle(s) is encoded as shown in Table 8.7. After a read access, it indicates the minimum number of Turnaround clock cycles that must occur before the next read or write access can occur. Figure 8.9 shows the timing of the BTA cycle. Note the clock cycle denoted by the  $T_{TA}$  symbol indicates the minimum number of Turnaround cycles that must occur after a read access.

TA(1) (MSB)	TA(0) (LSB)	Turnaround cycle(s)
0	0	0 cycle
0	1	1 cycle
1	0	2 cycles
1	1	3 cycles

Table 8.7 Width Encoding of Bus Turnaround Cycles

#### CPU Bus Error Address Register (Read Only): Virtual Address 0xFFFF\_E208

This is a read only register that holds the address that caused the bus error. Any attempts to write to this register will not change its value, which is not defined before the Bus Error is sampled.

#### **BTA Control Register**

**Note:** Although this register exists, it is not functional. Refer to the RC32334/RC32332 Device Errata, located at www.idt.com, for additional information.

Bus turnaround time refers to that period of time after a read transaction ends before the next transaction can begin. This time period allows the memory, or its transceiver just read, to tri-state its data from the AD bus before the next address is driven out by the CPU as shown in Figure 8.9 on page 8-11.

On the RC32334, the BTA register is used within DMA transactions, whenever a read occurs, and does not allow a transaction to follow a read in less than the BTA value setup per address block. At reset, all memory subregions are programmed to the maximum of 3 turnaround cycles, and software should then reprogram this register to achieve maximum system performance. A setting of '1' is typical.

After a DMA descriptor burst read, no Bus Turnaround (BTA) clocks are inserted and a CPU address may appear on the mem\_data [] bus as soon as 2 clocks after the DMA descriptor read.

**Note:** Region G, which sets the BTA for the RC32334 internal register space, must be programmed to a setting of '1' or greater.

The format of the BTA control register is shown in Figure 8.8. This register's fields and content descriptions are listed in Figure 8.8. The regions shown correspond to the BTA regions described in the RC32334's BTA register.

31	30	2	9	28	27	2	26 2	5	24	23	22	2 2	1	20	19		18	8	17	16
0	0		Region A		Regio	n B		Region (	2	Re	gion D		Regior	١Ε		Region F			Region (	3
15		14	13	12	11	10	9		8	7	6	5		4	3		2	1		0

### Figure 8.8 Bus Turnaround (BTA) Control Register Format

Field	Definition
0	Reserved
0	Reserved
Region A	Turnaround cycle(s) of region Region A
Region B	Turnaround cycle(s) of region Region B
Region C	Turnaround cycle(s) of region Region C
Region D	Turnaround cycle(s) of region Region D
Region E	Turnaround cycle(s) of region Region E
Region F	Turnaround cycle(s) of region Region F
Region G	Turnaround cycle(s) of region Region G <sup>1</sup>
Region H	Turnaround cycle(s) of region Region H
Region I	Turnaround cycle(s) of region Region I
Region J	Turnaround cycle(s) of region Region J
Region K	Turnaround cycle(s) of region Region K
Region L	Turnaround cycle(s) of region Region L
Region M	Turnaround cycle(s) of region Region M
Region N	Turnaround cycle(s) of region Region N
Region O	Turnaround cycle(s) of region Region O

 Table 8.8 Bus Turnaround (BTA) Control Register Field Descriptions

 <sup>1.</sup> It is mandatory to program region G for at least 1 cycle turnaround.

The turnaround cycle(s) is encoded as shown in Table 8.9. Figure 8.9 shows the timing of the BTA cycle.

TA(1) (MSB)	TA(0) (LSB)	Turnaround cycle(s)
0	0	0 cycle
0	1	1 cycle
1	0	2 cycles
1	1	3 cycles (default)

Table 8.9 Width Encoding of Bus Turnaround Cycles




Figure 8.9 Timing of Bus Turnaround Cycle(s) (Example of 1 Cycle BTA)

These are internal signals and are shown here for reference purposes only.

### **Address Latch Timing Register**

The Address Latch Timing Register delays initial address decode from the RC32300 CPU core BIU by 1 clock until the first rising clock edge after the internal cpu\_ale asserts. This mode pipelines the address decode such that 50MHz and faster systems have ample setup time to properly select a register/memory before a synchronous clock edge. At reset, the default is to take the delay. Thus systems that are running at less than 50MHz must reprogram the Memory Controller Address Latch Timing bit to "decode address" so that performance is increased. The address latch times with fast and slow decode settings are shown in Figures 8.3 and 8.4.


Reserved DRAM Controller Address Latch Timing Address Latch Timing Address Timing	31	3	2	1	0	
	Reserved			,		

Bit	Field Name			Description
31:3	Reserved			
2	DRAM Controller Address Latch Timing		Setting	Bus Frequency
			1	Delay address decode by 1 clock for sys- tems running at > 67 MHz
			0	Don't delay address decode by 1 clock, for systems running at $\leq 67~\text{MHz}$ (default)
1	Memory Controller			
	Address Latch Timing		Setting	Description
			1	Delay address decode by 1 clock, for systems running at $\geq$ 50 MHz (default)
			0	Decode address on falling edge of ALE, for systems running at < 50 MHz
0	IP Register Controller Address Latch Timing	Reserv	ed to 1 to de	elay the address decode by 1 clock.

Figure 8.10 Address Latch Timing Register

#### **Arbitration Register**

The Arbitration register is used to select the arbitration method used for prioritizing access to the CPU bus by the CPU core, the PCI bridge and the DMA controller channels. For the specific details of this operation, refer to the DMA Controllers section in Chapter 13.



#### Figure 8.11 Arbitration Register Field

Value	Description
1	Round Robin arbitration
0	Fixed Priority arbitration (default)

Table 8.11 Arbitration Field Values and Action Description

### **BusError Control Register**

The Bus Error register stores the current address of any transaction—Read, Write, CPU generated, DMA generated, or PCI generated. Bus errors occur if a bus time-out occurs and no memory space is selected. For CPU generated transactions, the RC32334 will assert the buserr\_n to the CPU and will terminate the transaction. The fields of the BusError register are shown in Figure 8.12. The function of each field is listed in Table 8.12.

**Note:** If the PCI-boot mode is selected at reset time, the CPU BusError, IP BusError, and Watchdog bits are disabled.





Figure 8.12 BusError Control Register Fields

#### **BusError Address Register**

RC32334's BusError Address Register (see Figure 8.13) is similar to the RC32334 on-chip CPU Bus Error Address Register, and for CPU generated transactions, the value should be the same in both registers. The RC32334 Bus Error Register is also used on DMA operations and bus time-out errors. The Interrupt Pending Register is used to first determine whether an error occurred as a result of a bus error (non-decoded address) or a bus time-out (acknowledge never returned). The default value of this register is 0x0000\_0000.

**Note:** On bus errors, if the CPU transaction was a read, a bus exception is generated in addition to an interrupt. If the CPU transaction was a write, an interrupt is generated but no bus exception is taken. This behavior occurs because the CPU write buffer cannot re-align the original store instruction issuance with the bus error.



	Field Name	Description				
31:8	Reserved to "0"	For future compatibility, must be written as "0".				
7	BusError Read Exception Dis- able	On a BusError, if this bit is low, a physical bus error and an interrupt (if enabled) CPU is generated on CPU accesses, thus terminating the CPU access. Also, or ical bus error, CPU reads take an exception/interrupt, while CPU writes take an in If this bit is high, then neither a bus error nor a bus error read exception is genera access is terminated, and an interrupt (if enabled) is generated.				
		Γ	Value	Description		
		=	1	Disabled		
			0	Enabled (default)		
6	WatchDog Enable	When WatchDog Enable is enabled, when the WatchDog Timer reaches its compare count and overflows, a warm reset will be generated to the CPU core. To prevent the WatchDog Timer from generating a reset, RC32334 systems must have enough OS kernel support to occasionally zero out the WatchDog Timer Count Register or to Disable the WatchDog function from resetting the CPU.				
		Γ	Value	Description		
			1	Enabled (default)		
			0	Disabled		
5	WatchDog Reset Status	When a Warm Reset is caused by the WatchDog Timer overflowing, the WatchDog Reset Status Bit Field is set to'1'. The status bit may be reset by a software write to the register changing that bit value as a '0'.         Value       Description				
		1		atchDog Reset occurred		
		0		atchDog Reset has not occ	urred (default)	
4	CPU BusError Enable	If the CPU BusError Enable is set, then if the CPU BusError Timer reaches its compare count and thus overflows, a BusError and an interrupt (if enabled) will be generated to the CPU core. This BusError is caused either by the CPU core taking too long or by the CPU core generating an undecodable address. See the BusError Exception Disable (bit 7) for more information.				
		Val	lue De	escription		
		1	Er	nabled (default)		
		0	Di	sabled		
			a méreo I Du	egister Field Descriptions	(D	

Bits	Field Name	Description		
3	IP BusTimeOut Enable	If the IP BusError Enable is set, then if the CPU BusError Timer reaches its comp count and thus overflows, an IP BusError and an interrupt (if enabled) will be gen to the IP Bus and if an on-chip peripheral module or the CPU core owns the CPU BusError will be generated to the CPU core. This BusError is caused either by DI ing too long or by DMA generating an undecodable address. See the BusError E tion Disable (bit 7) for more information. Note that the IP Bus TimeOut value (in m must be greater than the PCI Retry TimeOut multiplied by the TRDY TimeOut value		ws, an IP BusError and an interrupt (if enabled) will be generated on-chip peripheral module or the CPU core owns the CPU bus, a ated to the CPU core. This BusError is caused either by DMA tak- A generating an undecodable address. See the BusError Excep- more information. Note that the IP Bus TimeOut value (in nsec)
		V	/alue	Description
		1		Enabled (default)
		0	)	Disabled
2	CPU Source			aused by the CPU BusError Timer overflowing, then the CPU eld is set. The status bit may be unset by a software write to the alue as a '0'.
		V	/alue	Description
		1		CPU BusError occurred from a CPU transaction
		0	)	CPU BusError did not occur (default)
	Sta that			
1	IP Source	Status Bit Field	l is set. <sup>-</sup> s a '0'. I	used by the IP BusError Timer overflowing, then the IP BusError The status bit may be unset by a software write to the register with In the present RC32334 implementation, a CPU bus error also tatus bit.
1	IP Source	Status Bit Field that bit value as sets the IP Bus	l is set. <sup>-</sup> s a '0'. I	The status bit may be unset by a software write to the register with In the present RC32334 implementation, a CPU bus error also
1	IP Source	Status Bit Field that bit value as sets the IP Bus	l is set. <sup>-</sup> s a '0'. I sError S <b>/alue</b>	The status bit may be unset by a software write to the register with In the present RC32334 implementation, a CPU bus error also tatus bit.
1	IP Source	Status Bit Field that bit value as sets the IP Bus	l is set. <sup>-</sup> s a '0'. I sError S <b>/alue</b>	The status bit may be unset by a software write to the register with In the present RC32334 implementation, a CPU bus error also tatus bit. Description
0	IP Source Read/write Type	Status Bit Field that bit value as sets the IP Bus 1 0	l is set. <sup>-</sup> s a '0'. I sError S <b>/alue</b>	The status bit may be unset by a software write to the register with In the present RC32334 implementation, a CPU bus error also tatus bit.           Description           IP BusError occurred from an IP transaction 5 MHz           IP BusError did not occur (default)
		Status Bit Field that bit value as sets the IP Bus 1 0	l is set. <sup>-</sup> s a '0'. I sError S <b>/alue</b>	The status bit may be unset by a software write to the register with In the present RC32334 implementation, a CPU bus error also tatus bit.           Description           IP BusError occurred from an IP transaction 5 MHz
		Status Bit Field that bit value as sets the IP Bus 1 0	l is set. <sup>-</sup> s a '0'. I sError S /alue ) /alue	The status bit may be unset by a software write to the register with In the present RC32334 implementation, a CPU bus error also tatus bit.           Description           IP BusError occurred from an IP transaction 5 MHz           IP BusError did not occur (default)

 Table 8.12 BusError Control Register Field Descriptions (Part 2 of 2)

### SysID Register

The SysID Register can be used by boot OS software to recognize the type of System Controller being used and to initialize it accordingly. The SysID is unique to each type of IDT System Controller. It can be used to differentiate between a system consisting of the discrete RC32364 CPU and RC32134 System Controller parts versus the fully integrated RC32334 part. The SysID Register can also be used to differentiate between any hardware silicon revision upgrade improvements that might occur in the future. For software users, the SysID is similar and can be used in conjunction with the CPU Core CP0 Processor Revision ID Register (PRId). For hardware and hardware debug systems, the SysID is also similar in concept and can be used in conjunction with the JTAG DEVICE ID register.




Figure 8.14 SysID Register Fields

Bits	Field Name	Description
31:20	Vendor ID	Vendor is IDT (0x000)
19:8	Implementation ID/Part ID	Part ID is RC32334 (0x002) Part ID is RC32332 (0x004)
7:4	Major Revision	Major revision: Rev Z silicon is (0x0) Rev Y silicon is (0x1) Reserved for future major revisions (0x2—0xF)
3:0	Minor Revision	Minor manufacturing revision number within a major revision. Base minor revision (0x0) 1st minor revision (0x1) Reserved for future minor revisions (0x2—0xF)

Table 8.13 SysID Register Field Descriptions

RC32334 Internal Bus	Address Latch Timing Register
Notes	



# **External Local Bus Interface**

Notes

# Introduction

As described at the beginning of Chapter 8, the RC32334 integrated processor is a logical integration of two components, a stand-alone CPU core previously implemented in the RC32364 device and a companion RC32134 system controller. This chapter describes the bus (called local bus) that is used to connect external devices to the RC32334. The local bus includes the following:

- Separate Address and Data busses
- Control Signals (Chip Selects, Wait Signal, etc.)
- Debug Signals for Logic Analyses




Figure 9.1 External Local Bus Interface Unit Block Diagram

# Operation

The RC32334 Local Bus Interface Unit combines the internal busses from the CPU core and from the System Controller. The local address bus, mem\_addr[25:2]<sup>1</sup>, is formed by the internal system controller latching the address on the RC32300 and then redriving it out. It also shifts the address signals appropri-

<sup>&</sup>lt;sup>1.</sup> In the RC32332, this local address bus is mem\_addr[22:2].

ately during SDRAM RAS cycles. mem\_addr[1:0] are formed by multiplexing the CPU address signals [1:0] onto the mem\_we\_n signals. The RC32334 Local Bus Interface Unit also combines the internal data busses from the CPU and from the System Controller via a transceiver. The transceiver implementation does not carry internally tristated components, but uses multiplexing instead. Similarly, common signals between the CPU and System Controller internal components are combined.

Other output only signals, such as cpu\_dt\_r\_n, can be an output from both the CPU and the System Controller. During CPU controlled cycles, it is driven from the CPU, and during System Controller controlled cycles, it is driven from the System Controller. During idle bus cycles, cpu\_dt\_r\_n tristates on the local bus and thus requires an external pull-up resistor.

Similarly, jtag\_tdo, the JTAG Output drives data from the System Controller Boundary Scan Register when the appropriate JTAG command is scanned via jtag\_tms and drives data from the CPU EJTAG when the appropriate EJTAG command is scanned via ejtag\_tms. The use of jtag\_tdo assumes that both JTAG and EJTAG are not programmed simultaneously.

The reset boot mode vectors are formed by multiplexing inputs onto the appropriate CPU and System Controller inputs during cold reset.

# Variable Port-Width Interface

The RC32334 supports a variable port-width interface. The technique used to determine the port width is a start-up and software mechanism that assigns attributes to a region of physical (not virtual) memory. The RC32334 reset-mode initialization interface supports the setting of the boot-prom port width.

To simplify design, the RC32334 elects to use the same data lines, for a given width of memory, regardless of memory byte-ordering (endianness<sup>1</sup>). Table 9.1 lists which byte lanes are used and Table 9.2, Table 9.3, and Table 9.4 list the data transfer sequences for 8-, 16-, and 32-bit port widths.

Port Width	Data Lines
8-bit	D(7:0)
16-bit	D(15:0)
32-bit	D(31:0)

Table 9.1 Port Width Assignments to Data Lines

Port Width	Transfer Size	Byte Address	Endianness	Data Lines
8-bit	1 byte	0, 1, 2, 3	Big	D(7:0)
8-bit	2 bytes	0, 2	Big	D(7:0) 2 times
8-bit	3 bytes	0, 1	Big	D(7:0) 3 times
8-bit	4 bytes	0	Big	D(7:0) 4 times
8-bit	16 bytes	0	Big	D(7:0) 16 times
8-bit	1 byte	0, 1, 2, 3	Little	D(7:0)
8-bit	2 bytes	1, 3	Little	D(7:0) 2 times
8-bit	3 bytes	3, 2	Little	D(7:0) 3 times
8-bit	4 bytes	3	Little	D(7:0) 4 times
8-bit	16 bytes	3	Little	D(7:0) 16 times

Table 9.2 Data Transfer Sequences for 8-bit Port Width

<sup>1.</sup> Little/big-endian byte ordering conventions are discussed in Chapter 1 of this manual.

## **External Local Bus Interface**

## Notes

Port Width	Transfer Size	Byte Address	Endianness	Data Lines
16-bit	1 byte	0, 2	Big	D(15:8)
16-bit	1 byte	1, 3	Big	D(7:0)
16-bit	1 byte	0, 2	Little	D(7:0)
16-bit	1 byte	1, 3	Little	D(15:8)
16-bit	2 bytes	0, 2	Big	D(15:0)
16-bit	2 bytes	0, 2	Little	D(15:0)
16-bit	3 bytes	0	Big	D(15:0), D(15:8)
16-bit	3 bytes	1	Big	D(7:0), D(15:0)
16-bit	3 bytes	0	Little	D(15:0), D(7:0)
16-bit	3 bytes	1	Little	D(15:8), D(15:0)
16-bit	4 bytes	0	Big	D(15:0) 2 times
16-bit	4 bytes	0	Little	D(15:0) 2 times
16-bit	16 bytes	0	Big	D(15:0) 8 times
16-bit	16 bytes	0	Little	D(15:0) 8 times

Table 9.3 Data Transfer Sequences for 16-bit Port Width

Port Width	Transfer Size	Byte Address	Endianness	Data Lines
32-bit	1 byte	0	Big	D(31:24)
32-bit	1 byte	1	Big	D(23:16)
32-bit	1 byte	2	Big	D(15:8)
32-bit	1 byte	3	Big	D(7:0)
32-bit	1 byte	0	Little	D(7:0)
32-bit	1 byte	1	Little	D(15:8)
32-bit	1 byte	2	Little	D(23:16)
32-bit	1 byte	3	Little	D(31:24)
32-bit	2 bytes	2 bytes 0		D(31:16)
32-bit	2 bytes	2	Big	D(15:0)
32-bit	2 bytes	0	Little	D(15:0)
32-bit	pit 2 bytes 2		Little	D(31:16)
32-bit	bit 3 bytes 0		Big	D(31:8)
32-bit	3 bytes	1	Big	D(23:0)
32-bit	3 bytes	0	Little	D(23:0)
32-bit	3 bytes	1	Little	D(31:8)
32-bit	4 bytes	0	Big	D(31:0)
32-bit	4 bytes	0	Little	D(31:0)
32-bit	16 bytes	0	Big	D(31:0) 4 times
32-bit	16 bytes	0	Little	D(31:0) 4 times

Table 9.4 Data Transfer Sequences for 32-bit Port Width

## **Debug Signals**

The RC32334 provides a set of debug signals for logic analyzer use. The four signals debug\_cpu\_ads\_n, debug\_cpu\_ack\_n, debug\_cpu\_dma\_n and debug\_cpu\_i\_d\_n are used as reset mode bits during the assertion of cpu\_coldreset\_n as shown in Figure 19.9. These four signals begin driving from the RC32334 after cpu\_coldreset\_n de-asserts. debug\_cpu\_ads\_n, debug\_cpu\_ack\_n and debug\_cpu\_dma\_n become valid 2 clocks after cpu\_coldreset\_n de-asserts. debug\_i\_d\_n does not become valid until the first debug\_ads\_n asserts.

During a bus transaction, debug\_cpu\_ads\_n will assert low for 1.0 clock. debug\_cpu\_ads\_n asserts for both CPU generated transactions and for DMA generated transactions. Whenever debug\_cpu\_ads\_n asserts, debug\_cpu\_dma\_n will indicate the source of the transaction as being from the CPU or from DMA and whether the source is for an instruction or for data via the debug\_cpu\_i\_d\_n signal. During all DMA, debug\_cpu\_i\_d\_n will always indicate data as being the source.

Also when debug\_cpu\_ads\_n asserts, mem\_data[31:4] bus will contain the physical address of the quad-word block where the transaction is occurring. If the transaction is from DMA, then mem\_data[3:2] will also indicate the word address from which the transaction is occurring.

If the transaction is from the CPU, then the mem\_addr[3:2] lines must be used to determine the word address. Depending on the Address Latch Timing Register and Memory versus SDRAM CAS cycle occurring, the earliest strobe point for mem\_addr[3:2] may vary. If an 08-bit wide or 16-bit wide transaction is performed via the Memory Controller, then address bits 1 and/or 0 may be taken off of mem\_we\_n bus.

After debug\_cpu\_ads\_n asserts, 1.0 clock later and throughout the transaction, cpu\_dt\_r\_n indicates whether the transaction is a write or when asserted, a read. Note that cpu\_dt\_r\_n may assert earlier than 1.0 clock after debug\_cpu\_ads\_n, especially during a CPU transaction, but definitely not during a DMA transaction.

Finally, after the appropriate number of internal wait-states has occurred, debug\_cpu\_ack\_n will assert to indicate that data is being latched on a read, or that data is finished being transmitted on a write. Note that on a burst transaction, debug\_cpu\_ack\_n will assert for each datum.

**Notes** 




Figure 9.2 Debug Signals During a Read

In Figure 9.2, the debug signals are shown for a single word read, starting with the assertion of debug\_cpu\_ads\_n. A 32-bit wide Memory Read of 1 word is shown. Note that the exact number of clocks between debug\_cpu\_ads\_n and mem\_cs\_n[x] (sdram\_cs\_n[x]) may vary depending on such factors as the Address Latch Delay Setting and on the exact source of a CPU/DMA transaction.

cpu_masterclk     Image: Toto 20, Im									
cpu_masterclk       Tdo20,       Tdo20,       Tdo20,         tdebug_cpu_ads_n       Tdo20,       Tdo20,       Tdo20,         tdebug_cpu_id_n       Tdo20,       Tdo20,       Tdo20,         mem_addf[25:2]<       40000       write data       Tdo20,         mem_cs_n[0]       Tdo20,       Tdo20,       Tdo20,         mem_we_n[3:0]       111       0000       1111         mem_we_n[3:0]       1111       0000       1111         mem_245_oe_n       Tdo3, Tdoh3       I       I       I		11	-22	3	4		5	6	77
cpu_mastercik debug_cpu_ads_n Tdoh20					*	tSU∳ ≰—	♦tHLD		
debug_cpu_ads_n    Tdoh20    Tdoh20    Tdoh20       debug_cpu_dma_n    Tdoh20    Tdoh20    Tdoh20      Tdoh20    Tdoh20    Tdoh20    Tdoh20      Tdoh20    Tdoh20    Tdoh20    Tdoh20      Tdoh20    Tdoh20    Tdoh20    Tdoh20      Tdoh20    Tdoh20    Tdoh20    Tdoh20       mem_addf[25:2]<<2    40000	cpu_masterclk					_			
debug_cpu_ind_n	debug_cpu_ads_n	Tdo20, Tdoh20							
debug_cpu_ind_n									→ Tdo20,
debug_cpu_i_d_n     instruction or data     / total       mem_addt[25:2]<<2	debug_cpu_dma_n	Tdon20		C	PU or DMA		1		
debug_cpu_i_d_n     instruction or data     / total       mem_addt[25:2]<<2									Tdo20,
mem_data[31:4]<<4	debug_cpu_i_d_n	1 doh20		instr	uction or data				/idonzu
mem_data[31:4]<<4									
debug_cpu_ack_n	mem_addr[25:2]<<2		_X		40000		1	χ	
debug_cpu_ack_n									
debug_cpu_ack_n	mem data[31:4]<<4	χ 40000	_χ		vrite data			χ	
debug_cpu_ack_n							Tdo20	Tdo20.	
mem_cs_n[0]	debug cou ack n	-					Tdoh20	Tdoh20	
mem_oe_n     1111     0000     1111       mem_we_n[3:0]     1111     0000     1111       cpu_dt_r_n     Image: state	debug_opu_dok_n								
mem_oe_n     1111     0000     1111       mem_we_n[3:0]     1111     0000     1111       cpu_dt_r_n     Image: state	mem cs p[0]	-			<u> </u>		,		
mem_we_n[3:0]     1111     00000     1111	mem_cs_n[0]				\		1		
mem_we_n[3:0]     1111     00000     1111		-							
cpu_dt_r_n	mem_oe_n								
cpu_dt_r_n									
cpu_dt_r_n	mem_we_n[3:0]			X	0000	)	T	т_ <sup>X</sup>	
mem_245_oe_n			→ Tdo3, Tdoh3						→ Tdo3, Tdoh3
	cpu_dt_r_n		/						
mem wait n	mem_245_oe_n							L/	
	mem wait n						1	+	+

Figure 9.3 Debug Signals During a Write.

In Figure 9.3, the debug signals are shown for a single word write, starting with the assertion of debug\_cpu\_ads\_n. A 32-bit wide Memory Write of 1 word is shown. Note that the exact number of clocks between debug\_cpu\_ads\_n and mem\_cs\_n[x] (sdram\_cs\_n[x]) may vary depending on such factors as the Address Latch Delay Setting and on the exact source of a CPU/DMA transaction.

**Memory Controller** 

# **DIDT**.

# Notes

# Introduction

The RC32334 Memory Controller provides the control signals, address lines, and wait-state engine for interfacing RC32334 integrated processor to standard SRAM, PROM, FLASH and I/O. It also includes the boot-PROM interface. Six individual chip selects are also available, providing direct support of 8-, 16-, and 32-bit wide memory and I/Os.


The first two chip selects have highly configurable address ranges, allowing the selection of support for various memory types and widths. The last 4 chip selects have fixed address ranges. The RC32334 can interface directly to 8-/16-/32-bit boot-PROM width support, and has extra write protection for FLASH as well as a programmable number of wait-states for various speeds of memory and I/Os. For systems that require fast signalling with large loads, RC32334 also has controls for optional external data transceivers.

# **List of Features**

- Six chip selects
- 2 highly configurable address range decoders, 64KB to 64MB<sup>1</sup> each, anywhere within 4GB
- 4 fixed address range decoders, 32 MB each<sup>1</sup>
- 8-/16-/32-bit Memory and I/O support
- Selectable SRAM, two different I/Os, and Dual-Port protocol modes
- Programmable number of wait-states
- Single word read/write and burst read/write support
- External wait-state pin for debug Emulator Memory or Dual-Port memory
- FLASH default write protection
- Controls optional FCT245 transceiver
- 8/16/32-bit boot-Prom support

# **Block Diagram**

This functional block diagram represents the Memory and I/O Control unit of the RC32334.



<sup>1.</sup> To 8MB each for the RC32332.

# **Functional Overview**

The RC32334 Memory Controller controls six memory or I/O peripheral regions. Each region has an associated chip select line (mem\_cs\_n[5:0]), but shares the rest of the control and address signals. To meet the system's needs, each memory and I/O region can be independently configured. Configuration options available for each bank are:

- Address range (CS 0 and 1 only)
- Memory type
- Port width
- Wait-states and access speed, during read and write operations

Each of these configuration options is enabled through the corresponding set of registers for each bank, which, at reset, will default to the user's previously software defined base configuration.

# **Memory Controller Operation**

The Memory controller is activated when the CPU, DMA controller, or the PCI bridge issues a read or write transaction that is within the range of any of the six memory and I/O regions.

## **Integrated Processor Generated Transactions**

When the controller issues a read or a write operation to an external memory or I/O peripheral, the memory controller looks at the address compares it with the address range of the six regions. If the address matches, the memory controller supplies the address bus, the various control signals, as well as the chip select for that region.

The appropriate configuration of the various registers enables the memory controller to assert the appropriate control signal and end the transaction at the specified time. The memory controller allows the controller to perform single or burst (up to 4 words) transfers from/to the memory and I/O peripherals for the read and write transfers.

Burst read transactions from the controller use a subblock ordering method, as shown in Figure 10.2. A subblock ordered transaction allows the system to define the order in which the data elements are retrieved.

```
      Start Address[3:0]
      Burst Sequence

      0
      (0,4,8,C)

      4
      (4,0,C,8)

      8
      (8,C,0,4)

      C
      (C,8,4,0)
```

Figure 10.2 Subblock Ordered Burst Read Sequences

## **DMA Controller or PCI Bridge Generated Transactions**

When the controller issues a read or a write operation to an external memory or I/O peripheral, the memory controller looks at the address and compares it with the address range of the six regions. If the address matches, the memory controller supplies the address bus with the various control signals as well as the chip select for that region. In this case, the data transfer occurs between the RC32334 and the external memory or I/O peripherals.

The RC32334 generates all control signals, per configuration of the various registers, and will also end the transaction at the specified time. During read transactions, the RC32334 samples the mem\_data[31:0] bus to latch the data into the DMA or PCI FIFO. During write transactions, the RC32334 drives the data on the mem\_data[31:0] bus from the DMA or PCI FIFO. From either the DMA controller or PCI bridge, the memory controller will support both read and write single and burst transactions<sup>1</sup>.

<sup>1.</sup> Burst transactions from DMA are linearly addressed.

## Chip Selects

The Memory Controller contains 6 separate memory spaces, each having its own mem\_cs\_n output pin. The first two highly configurable mem\_cs spaces occupy from 64K to 4GB of address space of which 64MB is externally addressable (due to the 26<sup>1</sup> address lines). The second through the fourth fixed memory chip select spaces occupy 32 MB of address space, all of which is externally addressable (due to the 26 address lines).<sup>2</sup> If the DMA or PCI bridge is not used to access a particular memory bank, an optional external FCT373 transparent latch can be used to extend the number of address bits for CPU accesses.

The address spaces that mem\_cs\_n[0] and mem\_cs\_n1[] decode are programmable. The Memory Controller uses the programmed information in the Base Address Registers, along with the size (64K to 8MB) of the given area as programmed in the Page Mask Registers, to setup the mem\_cs spaces for banks 0 and 1.

This information is used to compare with the address asserted by the controller-BIU, DMA controller, or PCI bridge, to determine if that particular mem\_cs\_n area is being accessed for the current read or write operation. Each area supports single reads, burst reads, single writes, and burst writes. The port size of the data path (8, 16, 32-bit, or interleaved) of each area is also programmable through the appropriate control register.

## **Transceiver Control Interface**

The Memory Controller provides transceiver output enables and write enables that are suitable for direct bus connection, or FCT245 transceivers. The selection of the type of memory is software programmable. FCT245s can be used for other banks, if the Boot PROM is also behind the FCT245s. The following are recommendations for system use:

Transceivers and buffering in small to large systems

In **small systems**, no glue logic is required. If the number of memory devices is eight or less, then address buffering is not required. If the number of memory and IO banks is eight or less, then data transceivers are also not required. In **medium systems** using more than eight memory chips, the address bus from RC32334 should be buffered using FCT244s. In general, the data bus does not need transceivers as often as the address bus needs buffering. Typically, for 8-bit chip devices, in each bank, there are four chips per address signal, but only one chip per data signal, yielding a 4-to-1 ratio. Typically, only the **largest systems** have more than eight banks of devices, at which point data transceivers are recommended.

#### Using slow-to-turn-off EPROMs in small to large systems

In **small systems** using slow-to-turn-off-data EPROM or IO, the EPROM or IO data bus, for each bank, can be transceivered using FCT245s connected to mem\_cs\_n[5:0] and mem\_245\_dt\_r\_n(dir). Alternatively, the RC32334 bus turnaround (BTA) feature can be used to delay transactions after reads. In **medium systems** using slow-to-turn-off-data EPROM or IO, the EPROM and IO data bus can be transceivered, using a single bank of FCT245s connected to mem\_245\_oe\_n(oe) and mem\_245\_dt\_r\_n(dir). In **large systems** using multiple banks of EPROM or IO, the EPROM or IO data bus for each bank can be transceivered using FCT245s connected to mem\_cs\_n[] and mem\_245\_dt\_r\_n(dir).

# **Using 8- or 16-bit Boot PROMs**

When using 8- or 16-bit boot PROMs,<sup>3</sup> the PROMs must use mem\_addr[3:2] and mem\_we\_n[3:0] to provide the LSB system memory address bits. In the 16-bit case, the dynamic byte enables are provided via the RC32334's mem\_we\_n[3] and mem\_we\_n[0] signals. In the 8-bit case, the byte enable is provided by the RC32334's mem\_we\_n[0] signal.

<sup>&</sup>lt;sup>1.</sup> 23 address lines for the RC32332.

<sup>&</sup>lt;sup>2.</sup> The RC32334 has 26 address lines addressing a maximum 2<sup>26</sup> (64) MB. The RC32332 has 23 address lines addressing a maximum 2<sup>23</sup> (8) MB.

<sup>&</sup>lt;sup>3</sup>. Note that 8-bit and 16-bit PROMs cannot use the RC32334 DMA to transfer data.

Note that the RC32334 coprocessor Port Width Control Register should be initialized by the boot PROM software for the non-boot regions of memory such as 32-bit wide DRAM regions.

Wait-State Generator (WSG)

Port Width	Pin Signals mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]
DMA (32-bit)	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]
32-bit	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]
16-bit	Byte High Write Enable	mem_addr[1]	Not Used (Driven Low)	Byte Low Write Enable
8-bit	Not Used (Driven High)	mem_addr[1]	mem_addr[0]	Byte Write Enable

Table 10.1 8- and 16-bit LSB Addresses and Write-Enable Connections

# Wait-State Generator (WSG)

The WSG controls the speed of memory accesses to and from the internal Bus Interface Unit (BIU) controller, which includes the start time of a memory transaction until the first data are sent or received and the time between consecutive data on burst transactions. The signal called mem\_wait\_n can be used to override the WSG's programmed settings. When mem\_wait\_n is asserted, however, the actual action performed by the WSG depends upon when it is asserted, relative to the transaction. The mem\_wait\_n signal is also useful for accessing memories such as Dual-Port-type memory and other off-card memory where the acknowledge (Ack) signal must be connected to the mem\_wait\_n.

# **Address Decoding**

Memory spaces are selectable up to 64MB<sup>1</sup> per channel. The first two Memory-I/O Channels have software selectability as to where and how much memory space the channel uses<sup>2</sup>. The remaining channels have fixed-size memory spaces. Within RC32334, the internal design is such that the address decoding and its registers is actually done with the RC32334-to-IP Bridge hardware. For readability reasons, the memory decode functionality is described in this chapter.

#### User Notes:

- 1. MEM/IO 0 space is used for reset boot ROMs typically starting at 0x1fc0\_0000, and thus is limited to a linear 4M from the boot reset address. If the ROM is wrapped around after 4M, then the lower portion of the address range can also be accessed.
- MEM/IO spaces larger than 64MB require an external address latch, and in that case, can only be accessed via the controller (and not DMA or PCI).
- MEM/IO spaces within the same controller physical region must have the same port width and BTA settings; for example, MEM/IO 2&3 and MEM/IO 4&5.
- MEM/IO 1 space in this example uses an addressable region that may not be accessible in future RC32334 derivatives. If such a derivative is on the user's road map, MEM/IO 1 should be assigned to another area of memory, i.e., from 0x1f00\_0000.

<sup>&</sup>lt;sup>1.</sup> 8MB for the RC32332.

<sup>&</sup>lt;sup>2.</sup> Note that MEM/IO spaces within the same region must have the same port width and BTA settings, for example MEM/IO 2&3, and MEM/IO 4&5. Also, future channels may split the 0x1600\_0000 to 0x 17FF\_FFFF memory space into several more sections. Users can easily externally decode a chip select to expand the number of selectable devices, and through the use of an external decoder—such as a F138/F139 logic device—using the MSB system memory address bits, extra chip selects can be provided to like size/speed devices.

RC3	32334			
-	Physical Address Range		Region RC32300 CPU Core	Region Description
0000_0000	0FFF_FFFF	256MB	A,B,C,D	DRAM 0,1,2,3 (16MB typical)
1000_0000	11FF_FFFF	32MB	E	MEM/IO 2 (8MB typical)
1200_0000	13FF_FFFF	32MB	E	MEM/IO 3 (8MB typical)
1400_0000	15FF_FFFF	32MB	F	MEM/IO 4 (8MB typical)
1600_0000	17FF_FFFF	32MB	F	MEM/IO 5 (8MB typical)
1800_0000	1BFF_FFFF	64MB	G	RC32334 Internal Registers
1C00_0000	1FFF_FFFF	64MB	Н	MEM/IO 0 (4MB typical)
2000_0000	23FF_FFFF	64MB	I	MEM/IO 1 (8MB typical)
4000_0000	5FFF_FFFF	512MB	J	PCI Memory Space 1 (256MB typical)
6000_0000	7FFF_FFFF	512MB	К	PCI Memory Space 2 (256MB typical)
8000_0000	FF1F_FFFF		0	Reserved, undecoded. If accesses are made to this region, the RC32334 will return a bus error.
FF20_0000	FF2F_0000	1MB	0	Reserved for RC32334 on-chip EJTAG Interface. The RC32334 does not decode this address and a bus error will be returned if accessed.

Table 10.2 RC32334 Typical Memory Map

# **Memory Type and Port-Width Size Support**

Encoding the memory-type field with the values listed in Table 10.3 determines the bus interface timing to be supported by the memory controller. The Port Size field values listed in Table 10.4 determine the width of the memory or I/O port. One of the four memory types described below must be selected, as shown in Table 10.3:

- FLASH/SRAM This is the default memory type. The read data is primarily controlled by the mem\_oe\_n signal which enables the read data back onto the mem\_data[] bus on a continuous basis. Write data is primarily controlled by the chip select, mem\_cs\_n[x], which is used as the write strobe.
- IOI (Intel-Type I/O) This I/O type uses separate read and write strobes to signal valid data. Customarily, this I/O type uses single word accesses.
- IOM (Motorola-Type I/O) This I/O type uses a common data strobe, mem\_cs\_n[] and uses mem\_oe\_n or mem\_we\_n[] as write/read\_n or read/write\_n status lines. Customarily, this I/O type uses single word accesses.
- DPM (Dual-Port Memory) The read data is primarily controlled by the mem\_oe\_n signal which enables the read data back onto the mem\_data[] bus on a continuous basis. Write data is primarily controlled by the write enables, mem\_we\_n[3:0], which are used as the write strobes. The external wait-state pin, mem\_wait\_n when asserted, resets the internal Wait-State generator back to its initial value, such that when mem\_wait\_n is de-asserted, the internal wait-state count start over giving a full length transaction from that point in time.

**Note:** The Write Protect field and the Port Width Size field of the Memory control Register for each bank must be setup before any writes to that bank occur. The Write Protect field defaults to protected, thus it must be unset to first issue a write. During write protection, the chip select remains de-asserted.

When choosing a Dual-Port Memory, the semaphore or interrupt version can be useful for data buffer streams. If the busy version is used, the external mem\_wait\_n signal (see Table 10.11 for signal definitions) can be used for busy-signal support by using the Dual-Port Memory Type. In the Dual-Port Memory Type, if the busy pin is asserted, then the Memory Controller's wait-state counter resets to 0.

During the first clock, the busy pin is always ignored; thus, for seamless integration, a Dual-Port Memory part—where busy\_n becomes valid between 1 and 2 clocks—must be selected. If a slower part were to be selected, application specific wait-state programming and external delay logic would be necessary, to mask out the indeterminate busy flag for the first few clocks.

Value	Action
11	Dual Port <b>Note:</b> If the Dual-Port mode is selected, all other memory types will ignore the mem_wait_n pin. This prevents inadvertent lockups from matching addresses during non-Dual-Port transactions.
10	M-type I/O = Motorola type I/O
01	I-Type I/O = Intel type I/O
00	Flash/SRAM (default)

Table 10.3 Memory Type Field Values and Actions

Dual-Port Memory type differs from Flash/SRAM Memory type in that:

- mem\_wait\_n is handled differently
- writes use mem\_we\_n[3:0] controlled writes instead of mem\_cs\_n[x] controlled writes

Dual-Port Memory Type reads drive the address, chip select, and output at the same time. Burst read transfers alter the address on subsequent data. Thus, if the external Dual-Port Memory is fast enough, true zero wait-state burst reads will be able to occur. Dual-Port Memory type writes also drive the address, data and chip select, but delay the assertion of mem\_we\_n[]. After the programmed number of wait-states, mem\_we\_n[] is de-asserted and the address, data, and chip select are held for 1 clock. As such, burst writes require a minimum of 3 clocks for each data burst.

# **Port-Width Size**

Non-Interleaving, non-expandable 32-/16-/8-bit support for Bank 0 or Bank 1 can be 16- or 8-bit, but it might not be physically contiguous with Bank 0, unless it is at least 64Kx8. Note that in the former case, the TLB and the RC32334 integrated processor can be used to make physical memory virtually contiguous for linearly addressed software applications.

In the SRAM mode, 16-bit ports require that the Write Enable pins mem\_we\_n[3] and mem\_we\_n[0] be connected to the most and least significant bytes, respectively. Also, in the 16-bit mode, SRAM mode multibyte writes will delay the subsequent assertion of mem\_cs\_n[] by one clock from the normal 32-bit or 8-bit cases, to allow the mem\_we\_n[3:0] signals to setup during burst writes.

As in the case of Dual-Port Memory, 8-bit ports may require that the Write Enable pin of the memory device be connected to the RC32334 pin, mem\_we\_n[0]. When in this mode, the memory controller asserts mem\_we\_n[0] on writes. In 8-bit mode, mem\_we\_n[2:1] serve as address bits 1 and 0.

Value Action					
11	Reserved				
10	32-bit Port Width Size Writes (default)				
01	16-bit Port Width Size Writes				
00	8-bit Port Width Size Writes				

Table 10.4 Port Width Size Field Values and Actions

Depending on the Port-Width size selected, the byte enable handling on writes will differ: 16-bit Port Width memories split a single word write into two mini-burst 16-bit data segments. In this case, the 16-bit Port Width mode will ensure that mem\_we\_n[3] and mem\_we\_n[0] are de-asserted on the first data segment to provide data hold time. 8-bit Port Width memories always assert mem\_we\_n[0] on each data word.

## I/O Width Support

Because the RC32334 does not directly support byte enables on reads (it could be done externally), 32bit I/O word-aligned devices are strongly recommended. 8- and 16-bit devices should be word-aligned, such that the MSB bits [31:8] and [31:16] are not used independent from endianness. Burst or mini-burst accesses are not recommended, although they will complete with an implementation specific method that does not necessarily meet any particular device's burst protocol or command recovery period (BTA period).

# **Programmable Wait-State Generator**

A software programmable register (see Table 10.11 on page 10-11) allows selection of the number of wait-states from between 0 and 31 for reads versus writes. Data within bursts have identical settings to reads versus writes. According to the nature of each memory type's protocol, a minimum number of wait-states for asynchronous transfer types is required, as shown in Table 10.5.

Memory type	Transfer type	Minimum Wait-state requirements
sram	read	0
sram	write (32/8-bits)	2
sram write (16-bits) 2 + (1 clk automatically inserted be		2 + (1 clk automatically inserted between data)
ioi	read	1 + (2 clks automatically inserted between data)
ioi	write	2 + (1 clk automatically inserted between data)
iom	read	1 + (2 clks automatically inserted between data)
iom	write	2 + (1 clk automatically inserted between data)
dpm	read	0
dpm	write	2

Table 10.5 Minimum Wait-State Settings

#### **External Wait-State Behavior**

On SRAM, IOI (I/O Intel type), and IOM (I/O Motorola type) accesses, the internal wait-state generator ignores the mem\_wait\_n signal until its last internal wait-state. At that time, users can add an arbitrary number of additional external wait-states. The last internal wait-state corresponds to the clock before cpu\_ack\_n would have asserted, thus mem\_wait\_n must be asserted any time before the final clock cycle of the transaction occurs. If the channel is using 0 wait-states internally, the first data cannot be stopped unless mem\_wait\_n is left asserted before the memory transaction begins.

On **Dual-Port accesses**, if mem\_wait\_n is always ignored during the first clock of a dpm transaction, it allows the dpm time to generate a valid busy\_n signal. On subsequent clocks, mem\_wait\_n is internally synchronized for metastability by delaying it one clock, and the internal wait-state counter is then reset to 0 to restart the dpm transaction. If any channel uses the dpm mode, then mem\_wait\_n is automatically ignored during SRAM, IOI, and IOM accesses. Note that only 1 dpm may use mem\_wait\_n, unless external provisions are made to ensure that a dpm address match does not occur on other banks.

Typically, the RC32334 BTA register is also set up before switching to any bank besides the Boot PROM. The RC32334 BTAs are set to their maximum of 3 clocks and most memories can be set to a minimum of 1 clock (a Trecovery clock is always inserted, in addition to any BTA clocks).

# **Bus Error Recovery**

The Memory Controller gracefully aborts on a bus error and bus time-out. Both bus errors and bus timeouts latch the present physical address into the BusError Address Register. This implies that the bus error controller can only assert cpu\_buserr\_n up until the first cpu\_ack\_n would be returned.

On a bus error, the memory controller ignores the mem\_wait\_n signal and returns cpu\_ack\_n to the CPU core, at the normal times indicated by the WSG until the transaction is complete. At the first cpu\_ack\_n, cpu\_buserr\_n is then asserted. A bus time-out may occur at any time during the bus transaction, even after the first ack\_n has been returned. If the time-out occurs, the bus time-out interrupt is asserted, then the mem\_wait\_n is ignored and the transaction continues.

# **Signal Descriptions**

Table 10.6 describes the signals used in RC32334's memory controller transactions. The list of memory controller registers is provided in Table 10.7, with register fields and their descriptions listed in Table 10.11.

Name	•	Туре				Descriptio	on	
Memory/I/O C	ontro	ller						
mem_addr[25:2] <sup>1</sup> I/O Not appli- cable			DRAM bus t either in line The table be	Is provide the Me transaction. Durir ar or sub-block o elow indicates ho	ng each word o ordering, deper w the memory	data, the addre nding on the tr write enable s	ess increments ansaction type.	
mem_addr[22:20]	I/O	reset_boot_r reset_pci_ho		to address of	liscrete memory	port width type	es.	
mem_addr[19:17]	I/O	reset mode b	pits					
mem_addr[15:2]	I/O	sdram_addr[	15:2]	Port Width	Pin Signals mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]
				DMA (32-bit)	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]
				32-bit	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]
				16-bit	Byte High Write Enable	mem_addr[1]	Not Used (Driven Low)	Byte Low Write Enable
				8-bit	Not Used (Driven High)	mem_addr[1]	mem_addr[0]	Byte Write Enable
				mem_addr[2 mem_addr[2 mem_addr[7 mem_addr[7 mem_addr[7 mem_addr[7 mem_addr[7 mem_addr[7 mem_addr[8 mem_addr[8 mem_addr[8 mem_addr[8 mem_addr[8 mem_addr[4 mem_addr[4 mem_addr[4	22] Alternate fund 21] Alternate fund 20] Alternate fund 20] Alternate fund 19] Alternate fund 13] Alternate fund 14] Alternate fund 13] Alternate fund 13] Alternate fund 14] Alternate fund 10] Alternate fund 5] Alternate fund 5	ction: reset_bo ction: reset_pc ction: modebit ction: modebit ction: modebit ction: sdram_a ction: sdram_a ction: sdram_a ction: sdram_a ction: sdram_ad ion: sdram_ad ion: sdram_ad ion: sdram_ad ion: sdram_ad ion: sdram_ad ion: sdram_ad ion: sdram_ad	ot_mode[0]. i_host_mode. [9]. [8]. [7]. ddr[15]. ddr[14]. ddr[13]. ddr[11]. ddr[10]. dr[10]. dr[8]. dr[6]. dr[6]. dr[5]. dr[4]. dr[3].	

Table 10.6 Memory Controller Pin Descriptions (Part 1 of 2)

#### **Register Definitions**

## Notes

Name	Туре		Description
mem_cs_n[5:0]	0	Not appli- cable	Memory Chip Select Negated Recommend an external pull-up. Signals that a Memory Bank is actively selected.
mem_oe_n	0	Not appli- cable	Memory Output Enable Negated Recommend an external pull-up. Signals that a Memory Bank can output its data lines onto the cpu_ad bus
mem_we_n[3:0]	0	Not appli- cable	<b>Memory Write Enable Negated Bus</b> Signals which bytes are to be written during a memory transaction. Bits act as Byte Enable and mem_addr[1:0] signals for 8-bit or 16-bit wide addressing.
mem_wait_n	I		Memory Wait Negated Requires an external pull-up. SRAM/IOI/IOM modes: Allows external wait-states to be injected during last cycle before data is sampled. DPM (dual-port) mode: Allows dual-port busy signal to restart memory transaction. Alternate function: sdram_wait_n.
mem_245_oe_n	0	Not appli- cable	Memory FCT245 Output Enable Negated Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to a memory or I/O bank.
mem_245_dt_r_n	0	cpu_dt_r_ n	Memory FCT245 Direction Xmit/Rcv Negated Recommend an externa pull-up. Alternate function: cpu_dt_r_n.

Table 10.6 Memory Controller Pin Descriptions (Part 2 of 2)

<sup>1.</sup> mem\_addr[22:2] for the RC32332.

# **Register Definitions**

Table 10.7 provides the physical hardware address locations of the Memory Controller registers, which include Memory Base and Mask registers for Banks 1:0 and the Control registers for Banks 5:0. Fields of the Bank and Mask registers are shown in Figure 10.3 and Figure 10.4.

Details on these fields are provided in Table 10.9 and Table 10.10. The Memory Control register information is provided in Figure 10.5 and Table 10.11.

Physical Address	<b>Register Descriptions</b>
1800_0080	Memory Base Address Register for Bank 0
1800_0084	Memory Base Mask Register for Bank 0
1800_0200	Memory Control Register for Bank 0
1800_0088	Memory Base Address Register for Bank 1
1800_008C	Memory Base Mask Register for Bank 1
1800_0204	Memory Control Register for Bank 1
1800_0208	Memory Control Register for Bank 2
1800_020C	Memory Control Register for Bank 3
1800_0210	Memory Control Register for Bank 4
1800_0214	Memory Control Register for Bank 5

 Table 10.7 List of Memory Control Registers

## Memory MSB Base Address Register for Banks 1:0

The base address registers are used to determine the starting location of a particular chip select. There are six pairs of MSB and LSB registers, a pair for each Memory Chip Select (MemCS). Each pair of memory base address registers is concatenated onto an internal 32-bit register and refers to the most significant 16 address bits and the least significant 16 address bits. Unused bits are always read as '0'.

Typically, if two banks of PROM/SRAM are used, the larger bank is placed in the Bank 0 address space and the smaller bank is placed in the Bank 1 address space. This arrangement allows a contiguous address space for the two combined banks.

The default value for bank 0 base address register [1800\_0080] is 0x1FCO\_0000 when the RC32334 is programmed in the standard boot mode. The default is 0xFFCO\_0000 when programmed with the reset vector PCI\_boot mode or the Non\_boot mode. The default value for bank1 base address register [1800-0088] is 0x 2000\_0000.

31 16	15	0
MSB Base Address	0000	

Internal Group	Base Address
mem_cs_n[0]	Default is 1FCO_0000 except if in PCI-boot or Non-boot mode where the default is FFCO_0000
mem_cs_n[1]	Default is 2000_0000
mem_cs_n[2]	Hard-coded to 1000_0000
mem_cs_n[3]	Hard-coded to 1200_0000
mem_cs_n[4]	Hard-coded to 1400_0000
mem_cs_n[5]	Hard-coded to 1600_0000

#### Figure 10.3 Memory Base Address Register for Banks 1:0

Table 10.8 Internal Chip Select Base Addresses

#### Memory MSB Bank Mask Registers for Banks 1:0

The Bank mask registers are used to determine the address bits in the base address that are to be used for comparing whether a chip select is to be activated. Unused bits are always read as '0'. The internal grouping of the six chip selects are as listed in Table 10.9.




Figure 10.4 Memory Bank Mask Register for Banks 1:0

Internal Group	Chip-Select Mask Bit Activation
mem_cs_n[0]	
mem_cs_n[1]	Default is FFFF_0000
mem_cs_n[2]	
mem_cs_n[3]	Effective value is hard-coded as FE00_0000
mem_cs_n[4]	
mem_cs_n[5]	

Table 10.9 Internal Chip Select Grouping


Value	Action	
1	Bit is used in address comparison	
0	Bit is masked out	

Table 10.10 Memory Mask Field Definitions and Values

## Memory Control Register for Banks 5:0

Systems with multiple memory/IO banks can have all banks behind a FCT245 transceiver bank or they can have all banks on the CPU local bus. Systems may be "mixed" such that the boot memory Bank 0 is behind the FCT245 bank and other memory/IO banks can reside either behind the FCT245 transceiver bank or on the local CPU bus.

**Note:** For each bank, the Write Protect field (bit 12) and the Port Width Size field (bits 11:10) of the Memory Control register must be setup before any writes to that bank occur. The Write Protect field defaults to protected and must be unset prior to the first write issued. During write protection, the chip select remains de-asserted.



Bit	Name		Description
15:14	Memory Type	Value	Description
		11	Dual Port <b>Note:</b> If the Dual-Port mode is selected, all other memory types will ignore the mem_wait_n pin. This prevents inadvertent lockups from matching addresses during non-Dual-Port transactions.
		10	M-type I/O (Motorola type)
		01	I-Type I/O (Intel type)
		00	Flash/SRAM (default)

Figure 10.5 Memory Control Register Channel 5:0

Table 10.11 Memory Controller Register Field Descriptions, Channels 5:0 (Part 1 of 2)

Bit	Name	Description	
13	mem_245_oe_n Enable Field	can assert or not.	e_n Enable Field controls whether the mem_245_oe_n transceiver enable If it is disabled, then the memory bank for this channel can reside on the her than behind a transceiver bank.
		Value	Description
		1	mem_245_oe_n enabled for this channel bank (default)
		0	mem_245_oe_n disabled for this channel bank such that it can reside on the CPU local bus
12	Write Protect		
	Field	Value	Description
		1	mem_cs_n not asserted on writes (default)
		0	mem_cs_n asserts during writes (typical setting)
11:10	Port Width Size Writes	The function of thi	is field is discussed in the section titled "Port-Width Size" on page 10-6.
		Value	Size
		11	Reserved
		10	32-bit port width size writes (default)
		01	16-bit port width size writes
		00	8-bit port width size writes
9:5	Write Wait-States	This software programmable register allows selection of the number of wait-state from between 0 and 31. Each memory type's protocol requires a minimum numb states. As shown, the default value is 31.	
		Value	Wait-States
		0 - 31	Refer to Table 10.4 for transfer type requirements. The <b>default value</b> is <b>31</b> .
4:0	Read Wait-State	from between 0 a	grammable register allows selection of the number of wait-states for read nd 31. Each memory type's protocol requires a minimum number of wait the default value is 31. Wait-States Refer to Table 10.4 for transfer type requirements. The default value is 31.

 Table 10.11
 Memory Controller Register Field Descriptions, Channels 5:0 (Part 2 of 2)

# **Timing Diagrams**

The timing of various memory and peripheral read and write operations is shown in the diagrams that follow. These diagrams include timing representations for both single and burst transfers. An operational overview description is provided before each diagram.

Figure 10.6 shows an SRAM-type single word memory read with 1 internally generated wait-state. Note that both the chip select, mem\_cs\_n[0], and the output enable, mem\_oe\_n, signals primarily determine the read access time for the data from the SRAM. Note that additional internally generated wait-states will repeat state 4. (Type=00, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.6 Single Word SRAM Read Transaction

## **Timing Diagrams**

# **Notes**

Figure 10.7 shows an SRAM-type single word memory read with 1 internally generated wait-state and then 1 externally generated wait-state as indicated by mem\_wait\_n asserting. Note that if the memory controller were programmed such that 2 or more internally generated wait-states occurred, mem\_wait\_n is ignored until the final wait-state occurs the clock before where debug\_cpu\_ack\_n would assert. (Type=00, 245=1, WP=0, PW=10, WWS=2, RWS=1).





Figure 10.7 Single Word SRAM Read Transaction with Wait-State

Figure 10.8 shows an SRAM-type single word memory write with 2 internally generated wait-states. Note that the write enables, mem\_we\_n[3:0], are used as status lines, while the chip select, mem\_cs\_n[0], is used as the primary write strobe. Also note that additional internally generated wait-states will repeat state 4, so that mem\_cs\_n[0] is continuously asserted during internal wait-states. (Type=00, 245=1, WP=0, PW=10, WWS=2, RWS=1).



## **Timing Diagrams**

# **Notes**

Figure 10.9 shows an SRAM-type single word memory write with 3 internally generated wait-states and then 1 externally generated wait-state as indicated by mem\_wait\_n asserting. This case provides 1 more wait-state beyond the required minimum of 2 wait-states. Note that if the memory controller were programmed such that 3 or more internally generated wait-states occurred, mem\_wait\_n is ignored until the final wait-state occurs where debug\_cpu\_ack\_n would assert. (Type=00, 245=1, WP=0, PW=10, WWS=3, RWS=2).




Figure 10.10 shows an SRAM-type four word memory burst read with 1 internally generated wait-state on each data. Note that both the chip select, mem\_cs\_n[0], and the output enable, mem\_oe\_n, primarily determine the read access time for the data from the SRAM. (Type=00, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.10 Quad Word Burst Read SRAM Transaction

Figure 10.11 shows an SRAM-type four word memory burst write with two internally generated waitstates. Note that the writes enables, mem we n[3:0], are used as status lines, while the chip select, mem cs n[0], is used as the primary write strobe. Note that if the access is to a 16-bit port-width, then an extra cycle (not shown) is automatically inserted between each datum, such that the write enables, mem\_we\_n[] can change dynamically for each halfword with both 1 clock setup and hold relative to the chip select asserting and de-asserting. (Type=00, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.11 SRAM 4 Word Burst Write

Figure 10.12 shows an SRAM-type tri-byte mini-burst 16-bit port width write with 2 internally generated wait-states. Note that the second assertion of mem cs[] is delayed one clock to allow mem we n[] time to setup. (Type=00, 245=1, WP=0, PW=10, WWS=2. RWS=1).




Figure 10.12 Tri-byte 16-bit SRAM Write Transaction

Figure 10.13 shows an IOI-type single word memory read with 1 internally generated wait-state. Note that the read output enable, mem oe n provides the read data strobe.

Note that additional internally generated wait-states will repeat state 4, so that mem\_oe\_n is continuously asserted during internal wait states. (Type=01, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.13 IOI 1 Word Single Read

**Timing Diagrams** 

## **Memory Controller**

# **Notes**

Figure 10.14 shows an IOI-type single word memory read with 2 internally generated wait-states. This case provides 1 more wait-state beyond the required minimum of 1 wait-state. (Type=01, 245=1, WP=0, PW=10, WWS=3. RWS=2).




Figure 10.14 IOI 1 Word Single Read with Wait-State

Figure 10.15 shows an IOI-type single word memory write with 2 internally generated wait-states. Note that the write enable bus, mem\_we\_n[3:0], provides the write data strobe.

Note that additional internally generated wait-states will repeat state 4, so that mem\_oe\_n is continuously asserted during internal wait states.(Type=01, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.15 IOI 1 Word Single Write

Figure 10.16 shows an IOI-type single word memory write with 3 internally generated wait-states. This case provides 1 more wait-state beyond the required minimum of 2 wait-states. (Type=01, 245=1, WP=0, PW=10, WWS=3. RWS=2).





Figure 10.16 IOI 1 Word Single Write with Wait-State

Figure 10.17 shows an IOI-type four word memory burst read with 1 internally generated wait-state for each datum. Note that the read output enable, mem\_oe\_n, provides the read data strobe. The burst IOM-type access is not conventionally used by I/O peripherals. (Type=01, 245=1, WP=0, PW=10, WWS=2, RWS=1).



79RC32334/332 User Reference Manual

**Timing Diagrams** 

Figure 10.18 shows an IOI-type four word memory burst write with 2 internally generated wait-states for each data. Note that the write enable bus, mem\_we\_n[3:0], provides the write data strobe. The burst IOM-type access is not conventionally used by I/O peripherals. (Type=01, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.18 IOI 4 Word Burst Write

Figure 10.19 shows an IOM-type single word memory read with 1 internally generated wait-state. Note that the chip select, mem\_cs\_n[0], provides the data strobe while the output enable—or the write enables—indicate the read/write status. Also note that additional internally generated wait-states will repeat state 4, so that mem\_cs\_n[0] is continuously asserted during internal wait-states. (Type=10, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.19 IOM 1 Word Single Read

## **Memory Controller**

# **Notes**

Figure 10.20 shows an IOM-type single word memory read with 2 internally generated wait-states. This case provides 1 more wait-state beyond the required minimum of 1 wait-state. (Type=10, 245=1, WP=0, PW=10, WWS=3. RWS=2).




Figure 10.20 IOM 1 Word Single Read with Wait-State

**Timing Diagrams** 

Figure 10.21 shows an IOM-type single word memory write with 2 internally generated wait-states. Note that the chip select, mem\_cs\_n[0], provides the data strobe while the output enable, or the write enables, indicate the read/write status. Also note that additional internally generated wait-states will repeat state 4, so that mem\_cs\_n[0] is continuously asserted during internal wait-states. (Type=10, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.21 IOM 1 Word Single Write

#### **Memory Controller**

# **Notes**

Figure 10.22 shows an IOM-type single word memory write with 3 internally generated wait-states. This case provides 1 more wait-state beyond the required minimum of 2 wait-states. (Type=10, 245=1, WP=0, PW=10, WWS=3. RWS=2).





Figure 10.22 IOM 1 Word Single Write with Wait-State

Figure 10.23 shows an IOM-type four word memory read with 1 internally generated wait-state for each data. Note that the chip select, mem\_cs\_n[0], provides the data strobe while the output enable, or the write enables, indicate the read/write status. The burst IOM-type access is not conventionally used by I/O peripherals. (Type=10, 245=1, WP=0, PW=10, WWS=2, RWS=1).



79RC32334/332 User Reference Manual

**Timing Diagrams** 

## **Timing Diagrams**

# **Notes**

Figure 10.24 shows an IOM-type four word memory write with 2 internally generated wait-states for each datum. Note that the chip select, mem\_cs\_n[0], provides the data strobe while the output enable, or the write enables, indicate the read/write status. The burst IOM-type access is not conventionally used by I/O peripherals. (Type=10, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.24 IOM 4 Word Burst Write

Figure 10.25 shows a DPM-type single word memory read with 1 internally generated wait-state. Note that both the chip select, mem\_cs\_n[0] and the output enable, mem\_oe\_n, primarily determine the read access time for the data from the SRAM.

Note that additional internally generated wait-states will repeat state 4. (Type=11, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.25 Dual-Port 1 Word Single Read

Figure 10.26 shows a DPM-type single word memory read with 1 internally generated wait-state, and then 1 externally generated wait-state is indicated by mem\_wait\_n asserting. Note that the internal wait-state counter starts over each time mem\_wait\_n is asserted, such that when mem\_wait\_n de-asserts the internal wait-state counter goes through a complete count before the transaction ends. (Type=11, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.26 Dual-Port 1 Word Single Read with Wait-State

## **Memory Controller**

# **Notes**

Figure 10.27 shows a DPM-type single word memory write with 2 internally generated wait-states. Note that the writes enables, mem\_we\_n[3:0], are used as the primary write strobes. Note that additional internally generated wait-states will repeat state 4. (Type=11, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.27 Dual-Port 1 Word Single Write

#### **Timing Diagrams**

## **Notes**

Figure 10.28 shows an SRAM-type single word memory write with 3 internally generated wait-states and then 1 externally generated wait-state as indicated by mem\_wait\_n asserting. This case provides 1 more wait-state beyond the required minimum of 2 wait-states. Note that if the memory controller were programmed such that 3 or more internally generated wait-states occurred, mem\_wait\_n is ignored until the final wait-state occurs where debug\_cpu\_ack\_n would assert. (Type=00, 245=1, WP=0, PW=10, WWS=3, RWS=2).





Figure 10.28 Single Word SRAM Write Transaction with Wait-State

Figure 10.29 shows a DPM-type four word memory burst read with 1 internally generated wait-state for each datum. Note that both the chip select, mem\_cs\_n[0] and the output enable, mem\_oe\_n primarily determine the read access time for the data from the SRAM. (Type=11, 245=1, WP=0, PW=10, WWS=2, RWS=1).



#### **Memory Controller**

# Notes

Figure 10.30 shows a DPM-type four word memory burst write with 2 internally generated wait-states. Note that the writes enables, mem\_we\_n[3:0], are used as the primary write strobes. (Type=11, 245=1, WP=0, PW=10, WWS=2, RWS=1).




Figure 10.30 Dual-Port 4 Word Burst Write



# Synchronous DRAM Controller

Notes

# Introduction

The SDRAM controller supports 4 channels of 32-bit physical banks. Because each SDRAM chip/ channel internally provides 2 to 4 bank arrays of memory, the 4 physical channels have a total of 8 to 16 virtual/conventional page banks. In systems using DIMMs, the 4 chip selects correspond to 2 DIMM cards. Only same size banks are supported. A total of 512 MB of SDRAM memory can be used. Each of the DRAM channels has software selectability as to how much memory space a channel uses.

# **Features**

- SDRAM controller (32-bit memory only)
- 4 banks, non-interleaved, 512 MB total (interleaving is not supported)
   Automatic infeads according in the background
- Automatic refresh generation in the background
- Software programmable options support 1 (33MHz), 2 (66MHz), or 3 clock CAS latency for 75MHz parts
- Software programmable Pre-charge Time and Refresh Time
- Supports SDRAM DIMMS or SODIMMS

### **SDRAM Enhancements in Y Silicon Revision**

The SDRAM memory controller is one of the modules that has been enhanced in the Y revision of the silicon. Table 11.1 outlines some of the significant differences between the Z and Y revisions. For more information on the differences between the silicon revisions, refer to Application Note AN-350, RC32334/ RC32332 Differences Between Z and Y Revisions, and to the RC32334/RC32332 Device Errata, both posted on IDT's web site at www.idt.com.

Function	Z Revision	Y Revision	Comments
SDRAM address line 16	Not supported	Added	Allows the Y revision to address 256 and 512Mb SDRAM devices. Note: Use of 256Mb SDRAMs was imple- mented for Z revision using mem_addr[25:24], an approach that restricted their use to RC32334-based imple- mentations.
Supported SDRAM Memory configurations	16Mb-256Mbit	16M-512Mbit. Addi- tional configurations include64Mb: 2Mbx32128Mb: 32Mbx4	Allows the part to support larger bursts from external PCI bus masters transferring infor- mation to/from SDRAM. Note: Legacy bank address to mem_addr line mappings have changed between silicon revisions.

Table 11.1 SDRAM Differences Between Z and Y Revisions (Part 1 of 2)

Function	Z Revision	Y Revision	Comments
tWR Timing	Uses tRP to define mini- mum recovery period after a write.	Additional option to set recovery period to two clock periods.	
DQM Behavior	Assertion of DQM signal used to setup external transceivers for buffered SDRAM systems. DQM asserted 2 clocks early for read accesses. Chip select signal would stay asserted for two clocks beyond the access.	Option to assert DQM only with read or write command.	Simplifies view and interpreta- tion by logic analyzers of memory cycles.
SDRAM refresh behav- ior	Burst mode did not sup- port dynamic bytes enables. Burst needed all four byte enables to be active for all words in the burst.	Byte enables are sampled dynami- cally for every datum.	Simplifies system design and programming of memory con- troller.

Table 11.1 SDRAM Differences Between Z and Y Revisions (Part 2 of 2)

To ensure backwards compatibility with Z revision, the new functionality in Y revision is enabled using bits in a new register that was not included in the Z revision. Specifically, the Control Register present in the Z revision has been renamed to Primary Control Register and a new register, Secondary Control Register, has been added. Both registers are shown in Table 11.2 below.

Base Address	Register	Offset Address	Effective Address
1800_0000	SDRAM Primary Control Register	300	Base + Offset
	SDRAM Secondary Control Register	304	

Table 11.2 Modified and New SDRAM Control Registers



# **Block Diagram**




Figure 11.1 SDRAM Block Diagram

# **Functional Overview**

The SDRAM controller provides a glueless interface to industry standard SDRAMs as well as four chip selects (sdram\_cs\_n[3:0]), each supporting either two or four SDRAM banks. Two banks are supported when 16 M-bit SDRAMs are used; four banks when 64 M-bit SDRAMs are used. Each SDRAM bank must have a 32-bit data path. As shown in Table 11.3, the SDRAM controller supports a wide variety of SDRAMs, allowing the 32-bit data path to be constructed using x4, x8, x16, or x32 SDRAMs.

SDRAM Size	SDRAM Organization	SDRAM Chip Select Total Memory
16 M-bit	2Mb x 4 x 2 banks	16 MB
	1Mb x 8 x 2 banks	8 MB
	512 Kb x 16 x 2 banks	4 MB
64 M-bit	4 Mb x 4 x 4 banks	64 MB
	2 Mb x 8 x 4 banks	32 MB
	1 Mb x 16 x 4 banks	16 MB
	0.5 Mb x 32 x 4 banks	8 MB
128 M-bit	8 Mb x 4 x 4 banks	128 MB (Limit 2 chip selects) <sup>1</sup>
	4 Mb x 8 x 4 banks	64 MB
	2 Mb x 16 x 4 banks	32 MB
	1 Mb x 32 x 4 banks	16 MB

Table 11.3 Supported SDRAMs (Part 1 of 2)

SDRAM Size	SDRAM Organization	SDRAM Chip Select Total Memory
256 M-bit	16 Mb x 4 x 4 banks	256 MB <sup>2</sup> (Limit 1 chip select)
(RC32334 only)	8 Mb x 8 x 4 banks	128 MB <sup>2</sup> (Limit 2 chip selects)
	4 Mb x 16 x 4 banks	64 MB
	2 Mb x 32 x 4 banks	32 MB
512 M-bit	16 Mb x 8 x 4 banks	256 MB <sup>2</sup> (Limit 1 chip select)
(RC32334 only)	8 Mb x 16 x 4 banks	128 MB <sup>2</sup> (Limit 2 chip selects)

#### Table 11.3 Supported SDRAMs (Part 2 of 2)

<sup>1.</sup> The allocated physical memory map for SDRAM is 256 MB maximum when using the User Mode. The Kernel Mode can address additional memory above 0xC000\_0000, but it is generally not recommended since the User Mode cannot access this physical address space. Thus, in practice, several of the 128 M-bit, 256 M-bit, and 512 M-bit systems are limited to using only 1 or 2 of the available 4 chips selects.

The master input clock to RC32334 is cpu\_masterclk, which is used as the system clock for SDRAMs. All SDRAM transactions on the memory and peripheral bus are synchronous to this clock. During SDRAM transactions, the address bus is multiplexed as shown in Table 11.4. The exact address multiplexing is dependent upon the configuration of the page size field in the SDRAM control register.

The SDRAM controller contains a single control register, since SDRAMs connected to all four chip selects must share a common configuration. The SDRAM controller does not support the burst addressing mode of SDRAMs. Instead, SDRAMs must be configured to use the pipeline command mode, allowing the SDRAM controller to simulate burst operations by issuing a new address on each clock cycle. This allows the SDRAM controller to perform linear burst operations, as required by the DMA controller, as well as supporting Subblock Address Ordering read operations as required by cache refills.

The SDRAM controller provides the control signals necessary to control two sets of external buffers, such as 74FCT245s, on the RC32334 system data bus (mem\_data[31:0]). The buffer output enable (sdram\_245\_oe\_n) pins are the enables for such buffers, while the external buffer direction (sdram\_245\_dt\_r\_n) pin controls the direction.

**Note:** The Memory and Peripheral Address Bus sdram\_addr [13:2], corresponds to the SDRAM chip pins A11:A0.

SDRAM[16] is added by multiplexing its functionality onto mem\_addr[16]. The drive strength for mem\_addr[16] must be increased to SDRAM high drive strength. SDRAM[16] outputs a27, a26, a25, and a24 are based on the SDRAM RAS Mux Control field setting in the SDRAM Control register.

The RC32334 includes a dedicated SDRAM address signal, denoted sdram\_addr\_12 (A10), which allows transparent refreshes to assert the PRECHARGE\_ALL command during SDRAM accesses, as well as the appropriate row address during the row address command. This signal should be connected to the A10 pin on the SDRAM devices.

SDRAM	Cycle	Memory and Peripheral Bus Address (sdram_addr[16:2]) <sup>2</sup>														
Organization <sup>1</sup>		16	15	14	13	12	11	10	9	8	7	6	5	4	3	2
2 Mb x 4 x 2 banks 16 Mb (10-bit page)	Pin#				BA <sup>3</sup>	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
	Row				a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12
	Column				a23	AP <sup>4</sup>	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2
1 Mb x 8 x 2 banks	Pin#				BA <sup>3</sup>	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
16 Mb (9-bit page)	Row				a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12	a11
	Column				a22	AP <sup>4</sup>	a11	a10	a9	a8	a7	a6	а5	a4	a3	a2

Table 11.4 SDRAM Address Multiplexing (Part 1 of 3)

### Synchronous DRAM Controller

### Notes

SDRAM	Cycle	Mem	nory a	and P	eriph	eral E	Bus A	ddres	ss (sc	lram_	addr	[16:2]	) <sup>2</sup>			
Organization <sup>1</sup>		16	15	14	13	12	11	10	9	8	7	6	5	4	3	2
512 Kb x 16 x 2 banks	Pin#				BA <sup>3</sup>	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
16 Mb (8-bit page)	Row				a21	a20	a19	a18	a17	a16	a15	a14	a13	a12	a11	a10
(*********	Column				a21	AP <sup>4</sup>	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2
4 Mb x 4 x 4 banks	Pin#		BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
64 Mb (10-bit page)	Row		a25	a24	a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12
(	Column		a25	a24	a23	AP <sup>4</sup>	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2
2 Mb x 8 x 4 banks	Pin#		BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
64 Mb (9-bit page)	Row		a24	a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12	a11
	Column		a24	a23	a22	AP <sup>4</sup>	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2
1 Mb x 16 x 4 banks	Pin#		BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
64 Mb (8-bit page)	Row		a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12	a11	a10
(o-bit page)	Column		a23	a22	a21	$AP^4$	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2
512 Kb x 32 x 4 banks	Pin#			BA1	BA0	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
64 Mb (8-bit page)	Row			a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12	a11	a10
(o on page)	Column			a22	a21	$AP^4$	a11	a10	a9	a8	a7	a6	а5	a4	a3	a2
8 Mb x 4 x 4 banks	Pin#		BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
128 Mb (11-bit page)	Row		a26	a25	a24	a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13
(	Column		a26	a25	a12	$AP^4$	a11	a10	a9	a8	a7	a6	а5	a4	a3	a2
4 Mb x 8 x 4 banks	Pin#		BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
128 Mb (10-bit page)	Row		a25	a24	a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12
(	Column		a25	a24	a23	$AP^4$	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2
2 Mb x 16 x 4 banks	Pin#		BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
128 Mb (9-bit page)	Row		a24	a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12	a11
(*********	Column		a24	a23	a22	$AP^4$	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2
1 Mb x 32 x 4 banks	Pin#		BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
128 Mb (8-bit page)	Row		a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12	a11	a10
(*********	Column		a23	a22	a21	AP <sup>4</sup>	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2
16 Mb x 4 x 4 banks	Pin#	BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
256 Mb (11-bit page)	Row	a27	a26	a25	a24	a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13
(	Column	a27	a26	a13	a12	$AP^4$	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2
8 Mb x 8 x 4 banks	Pin#	BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
256 Mb (10-bit page)	Row	a26	a25	a24	a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12
	Column	a26	a25	a13	a12	AP <sup>4</sup>	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2
4 Mb x16 x 4 banks	Pin#	BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
256 Mb (9-bit page)	Row	a25	a24	a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12	a11
(- ~ p-30)	Column	a25	a24	a13	a12	AP <sup>4</sup>	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2

Table 11.4 SDRAM Address Multiplexing (Part 2 of 3)

#### Synchronous DRAM Controller

#### **Functional Overview**

# Notes

SDRAM	Cycle	Men	nory a	and P	eriph	eral E	Bus A	ddres	ss (so	lram_	addr	[16:2]	)2			
Organization <sup>1</sup>		16	15	14	13	12	11	10	9	8	7	6	5	4	3	2
2 Mb x 32 x 4 banks	Pin#	BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
256 Mb (8-bit page)	Row	a24	a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12	a11	a10
	Column	a24	a23	a13	a12	AP <sup>4</sup>	a11	a10	a9	a8	a7	a6	а5	a4	a3	a2
16 Mb x 8 x 4 banks	Pin#	BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
512 Mb (11-bit page)	Row	a27	a26	a25	a24	a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13
	Column	a27	a26	a13	a12	AP <sup>4</sup>	a11	a10	a9	a8	a7	a6	a5	a4	a3	a2
8 Mb x 16 x 4 banks 512 Mb (10-bit page)	Pin#	BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
	Row	a26	a25	a24	a23	a22	a21	a20	a19	a18	a17	a16	a15	a14	a13	a12
,	Column	a26	a25	a13	a12	AP <sup>4</sup>	a11	a10	a9	a8	a7	a6	а5	a4	a3	a2

#### Table 11.4 SDRAM Address Multiplexing (Part 3 of 3)

<sup>1.</sup> a25 - a2 denote bits from the RC32334 internal physical address bus.

<sup>2.</sup> sdram\_addr[14:2] pins correspond to the A12:A0 pins on SDRAM devices.

<sup>3.</sup> For 16 M-bit bank size, sdram\_addr[14] duplicates sdram\_addr[13] for DIMM expandability, such that the SDRAM BA pin(s) can be connected to sdram\_addr[14] instead of sdram\_addr[13].

<sup>4.</sup> AP - Auto Precharge (automatically precharged at end of transaction).

The sdram\_ras\_n, sdram\_cas\_n, sdram\_we\_n, and sdram\_addr[12] signals, summarized in Table 11.5, encode the command issued to an SDRAM.

Command	Description	sdram_ras_n	sdram_cas_n	sdram_we_n	sdram_addr[12]
NOP1	No operation	Н	Н	Н	X <sup>1</sup>
ACTIVE	Select active bank and row	L	Н	Н	Row
READ	Select bank and column, perform read (auto pre- charge disabled)	Н	L	Н	L
READ	Select bank and column, perform read (auto pre- charge enabled)	Н	L	Н	Н
WRITE	Select bank and column, perform write (auto pre- charge disabled)	Н	L	L	L
WRITE	Select bank and column, perform write (auto pre- charge enabled)	Н	L	L	L
REFRESH	Enter self refresh mode	L	L	Н	X <sup>1</sup>
PRECHARGE	Deactivate row in bank (selected by BA)	L	Н	L	L
PRECHARGE	Deactivate row in all banks	L	Н	L	Н

#### Table 11.5 SDRAM Command Encoding

<sup>1.</sup> X = Don't care.

### **Base Address Decoding**

The SDRAM base (SDRAM[3|2|1|0]BASE) and SDRAM mask (SDRAM[3|2|1|0]MASK) registers<sup>1</sup> control the address decoding for each SDRAM chip select. The SDRAM mask register bit settings control the bits used for address decoding. When a bit in the SDRAM mask register equals one, the corresponding address bit is active in address comparisons.

If a bit in the SDRAM mask register equals zero, then the corresponding address bit does not participate in address comparisons. All active address bits not masked by the SDRAM mask register are compared to the value in the SDRAM base register. If they all match, then the corresponding SDRAM chip select is asserted. The software selectable regions are as listed in Table 11.6.

Default Physi	cal Address Range	ddress Range Default Defau Base Mask		SDRAM Register
From	То	Setting	Setting	Description
0000_0000	000F_FFFF	0000_0000	FFF0_0000	Base/Mask Address Bank0
0100_0000	010F_FFFF	0010_0000	FFF0_0000	Base/Mask Address Bank1
0100_0000	010F_FFFF	0010_0000	FFF0_0000	Base/Mask Address Bank2
0100_0000	010F_FFFF	0010_0000	FFF0_0000	Base/Mask Address Bank3

 Table 11.6 Base Address and Base Mask Address Map

**Note:** Because Bank1, Bank2, and Bank3 default to the same base register value, all three registers must be programmed by the boot software, when initializing the DRAM interface to valid Base and Mask register values before initial access.

### **Page Row Comparators**

Bank row page address comparators are used by the SDRAM controller to speed up consecutive multiple bus transactions to the same row of an already active bank, i.e., where the upper row address bits are constant but the lower column address bits are changing. Each chip select supports up to four bank page row address comparators: two are used with 16 M-bit SDRAMs and all four are used with 64 M-bit SDRAMs. Although each bank row page address comparator is 12 bits in size (a31:a20), not all bits are used in all SDRAM configurations. The bank page row address comparators support 1024, 2048 & 4096 byte pages, and because even the smallest application has at least 2 pages to select from, the page comparators will typically be left on as defined by CAS A10 (sdram\_addr[12]). To decode which page comparator is being used, use RAS A11 (sdram\_addr[13]) (16M-bit) or RAS A12/A13 (sdram\_addr[14][15]) (64M-bit).

When the CPU performs a read or write operation to SDRAM space, the bank page row address comparator associated with the SDRAM bank selected is checked. If the bank was left active and the value in the comparator matches the SDRAM row address, then the access can be made without first closing the currently active page and then opening a different page.

If the active page in the bank page row address comparator does not match the SDRAM row address, before the access can occur, the active page must first be closed (precharged) and the correct page made active. Finally, if there is no active page in the bank, the required page must first be made active and then the access can occur.

### **Burst Support**

RC32334 does not use the burst addressing mode of SDRAM chips. Instead, the RC32334 uses the "pipeline command" mode, which imitates a burst by issuing a new address on each clock. The RC32334 is able to burst in subblock address order on bursts from the RC32300 CPU Core as well as burst in linear address order on bursts up to 1KB. from DMA. Figure 11.2 shows the subblock retrieval method.

<sup>&</sup>lt;sup>1.</sup> The Bank1 range priority overrides the Bank0 range. Thus, if the physical address of a memory transaction is such that Bank1 is selected, it will override the Bank0 row select. Similarly, Bank3 overrides Bank2, which overrides Bank1.

Start	Address[3:0]	Burst	Sequence
0		(0,4	,8,C)
4		(4,0	,C,8)
8		(8,C	,0,4)
С		(C,8	,4,0)

Figure 11.2 Subblock Ordered Retrieval Method

#### **RAS/CAS Address MUX**

Using an RAS/CAS multiplexer—where extra address bits can be used for various chip types (1Mx16, 2Mx8, 4Mx4)—provides 32-bit support. Because common SDRAM DIMMs come in a 64-bit width, some users may want to populate RC32334 boards with discrete package(s) in order to provide 32-bit wide memory.

Alternatively, users can tie a 64-bit DIMM module's data outputs and byte masks together to form two banks of 32-bit SDRAM. Systems consisting of more than eight chips should buffer the address lines. 64M-bit parts, which use 4 internal banks, are supported by using an additional address pin as the additional signal. Two additional page comparators are added.

If the SDRAM controller's control register bank size is selected to be 16M bank size, then during the Row address phase sdram\_addr[13] (BA) will be duplicated on sdram\_addr [14] for DIMM upward compatibility.

### **Refresh Timer**

The SDRAM timer is enabled/disabled through software so that self-refresh can be invoked. An internal interrupt can be optionally generated when the timer overflows. In systems with no SDRAM, the SDRAM refresh timer can be used as a general purpose timer. This option is enabled by setting the sdram\_enable\_n bit (31) in the SDRAM control register to zero, which disables the queueing of SDRAM refresh transactions when the timer expires. The TO sticky bit in the RTC register is an input to the interrupt controller. A refresh will close all open pages.

#### **Error Recovery**

The SDRAM controller is required to abort gracefully on a bus error and bus time-out. Both bus errors and bus time-outs latch the present physical address into the BusError Address Register. This implies that the bus error controller can only assert buserror\_n up until the first ack\_n would be returned. Both ack\_n and busreq\_n are de-asserted when buserror\_n is asserted, such that the user can connect retry\_n instead of buserror\_n if desired.

On a bus error, the memory controller must skip to the transaction end state of the primary state machine and return all outputs to their transaction end values. A bus time-out may occur at any time during the bus transaction, even after the first ack\_n has been returned. If the time-out occurs, then ack\_n is immediately returned and if a burst, the transaction continues.

# **SDRAM** Initialization

Before using, SDRAMs must be powered up and initialized in a predefined manner. Each SDRAM contains a mode register which defines the specific mode of operation for the SDRAM. The mode register selects: the burst length, the burst type, CAS latency, operating mode, and write burst mode. The mode register is programmed using an SDRAM LOAD MODE REGISTER command.

To support compatibility within a wide range of devices, the SDRAM controller does not directly support the SDRAM LOAD MODE REGISTER command. Instead, this command must be synthesized using an SDRAM custom transaction, initiated as follows:

- Select one or all four of the chip selects (sdram\_cs\_n[3:0]) in the CS field of the SDRAM control register
- Program the sdram\_addr[12] status by setting the sdram\_addr[12] bit in the SDRAM control regis-

ter, which then determines the state of the SD\_ADDR[12] pin during an SDRAM custom transaction<sup>1</sup>

- Program the Write Enable status by setting the WE bit in the SDRAM control register, which then determines the state of the DWEN pin during an SDRAM custom transaction
- Program the RAS and CAS status by setting the RAS and CAS bits in the SDRAM control register, which specifies the state of the RASN and CASN signals during an SDRAM custom transaction.

On the next decoded SDRAM memory cycle, a transaction will be issued to the SDRAM with the command programmed in the SDRAM control register. For the Load Mode Register command, the lower address field bits (A13:A0) determine the value programmed into the SDRAM mode register. The chip select signals selected in the chip select field are asserted for one clock cycle and are reset after the command has been executed.

The state of the sdram\_ras\_n, sdram\_cas\_n, and sdram\_we\_n signals reflects the state programmed into the SDRAM control register, until a new command value is written into the SDRAM control register. The state of the sdram\_cke signal is reflected directly from the programmed state. The address bus is driven with the column address. If the processor operation was a write<sup>2</sup>, the data bus is driven with the data to be written. Using this mechanism, most SDRAM commands, including LOAD MODE REGISTER, may be synthesized by the RC32334. After the SDRAM custom transaction completes, the value of the chip select field in the SDRAM control register is automatically reset back to zero.

# **Register Definitions**

The Base Address and Base Mask registers allow selection of the address range to be decoded for each channel. The address map for base address, base mask, and primary and secondary control registers is provided in Table 11.7. Through the SDRAM Primary and Secondary Control registers, various SDRAM features and options are enabled, as shown in Figure 11.3 and Table 11.8 for primary and Figure 11.4 and and Table 11.9 for secondary.

Base Address	Register	Offset Address	Effective Address
	DRAM Base Address Register 0	C0	
	DRAM Base Mask Register 0	C4	
	DRAM Base Address Register 1	C8	
1800 0000	DRAM Base Mask Register 1	CC	Base + Offset
-	DRAM Base Address Register 2	D0	
	DRAM Base Mask Register 2	D4	
	DRAM Base Address Register 3	D8	
	DRAM Base Mask Register 3	DC	
	SDRAM Primary Control Register	300	
	SDRAM Secondary Control Register	304	

Table 11.7 SDRAM Register Address Map

<sup>&</sup>lt;sup>1.</sup> Set this bit only for a precharge command.

<sup>&</sup>lt;sup>2.</sup> The RC32300 CPU core performs a read or write operation to SDRAM space. This causes the RC32334 to assert the SDRAM chip selects programmed in the CS field of the control register, drive the address bus with the address of the SDRAM column address, and drive the SDRAM custom command programmed in the SDRAM register. In addition, if the CPU core performed a write operation to SDRAM space, then the data bus is driven with the data written by the CPU.

# **SDRAM Control Registers**

### **SDRAM Primary Control Register**

31         30         29         28         27         26         25         24         23         22           SDRAM         Page Size         Bank Size         CAS         tRCD         0         Auto pre Page N           Enable         (Mux Control)         (16/64M-bit)         Latency         tRCD         0         Page N	
	$\sum$
	Bit Action
	8 Sdram_addr[12] (sticky write, that is, data retained until rewritten)
	7 CKE Status (sticky write, that is, data retained until rewritten)
	6 RAS_n Status (sticky write, that is, data retained until rewritten)
	5 CAS_n Status (sticky write, that is, data retained until rewritten)
	4 WE_n Status (sticky write, that is, data retained until rewritten)
	3 CS_n[3] Status (write data retained until next data address decode)
	2 CS_n[2] Status (write data retained until next data address decode)
	1 CS_n[1] Status (write data retained until next data address decode)
	0 CS_n[0] Status (write data retained until next data address decode)
Figure 11.3 SDRAM Primar	

Bit	Field	Description					
31	SDRAM Controller Enable			Address range is decoded and the SDRAM controller is cess is attempted, a bus error will occur.	s not		
			Value	Description			
			1	SDRAM Controller Enabled			
			0	SDRAM Controller Disabled (default)			
30:29	SDRAM RAS Mux Control	Shifts the RAS Ad	dress to M	emAddr bit assignments.	7		
	Control		11	No shift (11-bit CAS)			
			10	Shift 1 (10-bit CAS) 4Mx4 SDRAM chips			
			01	Shift 2 (9-bit CAS) 2Mx8 SDRAM chips (default)			
			00	Shift 3 (8-bit CAS) 1Mx16 SDRAM chips	1		

Table 11.8 SDRAM Primary Control Register Field Descriptions (Part 1 of 4)

# SDRAM Control Registers

# Notes

Bit	Field			Descriptio	
28	SDRAM Bank Size Field A		RAM Bank	Field Size B, selects which	address bits are used for the BA
			Value	Description	
				16 M-bit (2 banks) (defau	ult)
			0	64 M-bit (4 banks) (typica Note: Use for x4, x8, x16 wide 64 M-bit parts. 128 M-bit (4 banks) Note: Use for x4, x8, x16 128 M-bit parts.	b but not x32
27:26	CAS Latency (CL)	Implements a r two.	number of c	locks needed for the CAS	phase. The default number of clocks
			Valu	e Action	
			11	3 clocks	_
			10	2 clocks (Default)	
			01	1 clock	
				Reserved	
		A CAS latency	of one is r	not supported by all SDRAI	M manufacturers.
25:24	Active to R/W	Value Descript	ion		_
	Command Clocks (RCD)		Valu	e Action	
			11	Reserved	
			10	3 clocks (Default)	_
			01	2 clocks	_
			00	1 clock	
23	Reserved	Set to 0			
22	Bank Auto Pre-charge / Bank Remains Active	the SDRAM co bank page row that the current	ntroller ass comparate bank and l	umes after each single or or are to be de-activated (s pank page row comparator	CAS Phase and is used to control if burst access that the current bank a imilar to non-Page Mode DRAM); or are to remain active in anticipation o (similar to Page Mode DRAM).
			Valu	e Description	
			1	Bank auto pre-charge vated after each acce	
			0	Bank remains active vated after each acce	
	Table 1	1.8 SDRAM Pri	imary Con	trol Register Field Descri	iptions (Part 2 of 4)
			-	-	

# SDRAM Control Registers

### Notes

Bit	Field		Description						
21:20	Pre-charge	Number of clo	cks used for S	SDRAN	I pre-charge + write re	ecovery tin	ne		
	clocks / pre- charge to active		Va	lue	Description				
	command clocks		11		4 clocks (default)				
	(tRP) and Write Recovery Time		10		3 clocks				
	Clocks (tWR)		01		2 clocks (typical)				
	(tRP+tWR)		00		Reserved				
19:16	Refresh Transac-	Refresh to acti	ve clocks 1,2	,3,4					
	tion Clocks (RC)	Value	e Descrip	tion					
		15-12	2 Reserve	ed					
		11-3	Number	of clo	cks used during a refree	sh operati	on (defau	lt is 8)	
		2-0	Reserve	ed					
		sdram_s_n[1] sdram_s_n[0]	esent chip se corresponds corresponds	lects fo to chip to chip	or the odd chip select b select 3 and 2. select 1 and 0.	yte masks	5.		
		and use the pr sdram_s_n[1] sdram_s_n[0] sdram_cs_n[3	esent chip se corresponds corresponds :0] correspon k_n[3:0] corre	lects for to chip to chip d to the espond	or the odd chip select b select 3 and 2. select 1 and 0. byte enable DQM sign to the byte enable DQI	oyte masks nals for ch	s. nip select :	3 and 1.	
		and use the pr sdram_s_n[1] sdram_s_n[0] sdram_cs_n[3	esent chip se corresponds corresponds 0] correspon k_n[3:0] corre Value	lects for to chip to chip d to the espond	or the odd chip select b select 3 and 2. select 1 and 0. e byte enable DQM sign to the byte enable DQI scription	oyte masks nals for ch	s. nip select :	3 and 1.	
		and use the pr sdram_s_n[1] sdram_s_n[0] sdram_cs_n[3	esent chip se corresponds corresponds :0] correspon k_n[3:0] corre	to chip to chip d to the espond Des SO	or the odd chip select b select 3 and 2. select 1 and 0. byte enable DQM sign to the byte enable DQI	oyte masks nals for ch	s. nip select :	3 and 1.	
14	Output Clk	and use the pr sdram_s_n[1] sdram_s_n[0] sdram_cs_n[3 sdram_bemas	esent chip se corresponds :0] correspon k_n[3:0] correspon Value 1 0 pout_clk signal	lects for to chip to chip d to the espond Des SO SO	or the odd chip select by select 3 and 2. select 1 and 0. byte enable DQM sign to the byte enable DQI scription DIMM mode enabled DIMM mode disabled driven as an output fror	nals for ch M signals	s. hip select ; for chip s	3 and 1. elect 2 a	and
14	Output Clk	and use the pr sdram_s_n[1] sdram_s_n[0] sdram_cs_n[3 sdram_bemas	esent chip se corresponds :0] correspon k_n[3:0] correspon Value 1 0 pout_clk signal	Des book book book book book book book boo	or the odd chip select by select 3 and 2. select 1 and 0. byte enable DQM sign to the byte enable DQI scription DIMM mode enabled DIMM mode disabled driven as an output fror	nals for ch M signals	s. hip select ; for chip s	3 and 1. elect 2 a	and
14	Output Clk	and use the pr sdram_s_n[1] sdram_s_n[0] sdram_cs_n[3 sdram_bemas	esent chip se corresponds :0] correspon k_n[3:0] correspon Value 1 0 :0 :0 :0 :0 :0 :0 :0 :0 :0 :0 :0 :0 :	lects for to chip to chip d to the espond Des SO SO to be d. Defa	or the odd chip select by select 3 and 2. select 1 and 0. e byte enable DQM sign to the byte enable DQI scription DIMM mode enabled DIMM mode disabled driven as an output from ult value is 1.	nals for ch M signals	s. hip select ; for chip s	3 and 1. elect 2 a	and
14	Output Clk	and use the pr sdram_s_n[1] sdram_s_n[0] sdram_cs_n[3 sdram_bemas	esent chip se corresponds corresponds 0] correspon k_n[3:0] correspon Value 1 0 put_clk signal nal is tri-state Value	lects for to chip to chip d to the espond SO SO SO to be d. Defa En	or the odd chip select b select 3 and 2. select 1 and 0. byte enable DQM sign to the byte enable DQI scription DIMM mode enabled DIMM mode disabled driven as an output from ult value is 1. scription	nals for ch M signals m the RC3	s. hip select ; for chip s	3 and 1. elect 2 a	and
14	Output Clk Reserved	and use the pr sdram_s_n[1] sdram_s_n[0] sdram_cs_n[3 sdram_bemas	esent chip se corresponds corresponds 0] correspon k_n[3:0] correspon 1 0 cout_clk signal nal is tri-state 1 0	lects for to chip to chip d to the espond SO SO SO to be d. Defa En	or the odd chip select b select 3 and 2. select 1 and 0. e byte enable DQM sigr to the byte enable DQI scription DIMM mode enabled DIMM mode disabled driven as an output from ult value is 1. scription able output_clk signal a	nals for ch M signals m the RC3	s. hip select ; for chip s	3 and 1. elect 2 a	and
	Reserved sdram_addr[12], CKE,RAS_n,	and use the pr sdram_s_n[1] sdram_s_n[0] sdram_cs_n[3 sdram_bemas Allows the out output_clk sign Reserved to ze	esent chip se corresponds corresponds :0] correspon k_n[3:0] correspon 1 0 : : : : : : : : : : : : : : : : : :	lects for     to chip     to chip     to chip     d to the     espond     SO     SO     SO     to be     d. Defa      Defa      En      out	or the odd chip select b select 3 and 2. select 1 and 0. e byte enable DQM sigr to the byte enable DQI scription DIMM mode enabled DIMM mode disabled driven as an output from ult value is 1. scription able output_clk signal a	nals for ch M signals m the RC3 as output isabled	s. for chip s	3 and 1. elect 2 a	and
13:9	Reserved sdram_addr[12],	and use the pr sdram_s_n[1] sdram_s_n[0] sdram_cs_n[3 sdram_bemas Allows the out output_clk sign Reserved to ze The values in t	esent chip se corresponds corresponds :0] correspon k_n[3:0] correspon 1 0 : : : : : : : : : : : : : : : : : :	lects for to chip to chip to chip d to the espond SO SO SO SO to be d. Defa Deta SO to be d. Defa to the spond SO SO to be d. Defa bits as	or the odd chip select by select 3 and 2. select 1 and 0. e byte enable DQM sign to the byte enable DQM scription DIMM mode enabled DIMM mode disabled driven as an output from nult value is 1. scription able output_clk signal a put_clk signal output di	nals for ch M signals m the RC3 as output isabled	s. for chip s	3 and 1. elect 2 a	and ablec
13:9	Reserved sdram_addr[12], CKE,RAS_n, CAS_n,WE_n	and use the pr sdram_s_n[1] sdram_s_n[0] sdram_cs_n[3 sdram_bemas Allows the out output_clk sign Reserved to ze The values in t	esent chip se corresponds corresponds :0] correspon k_n[3:0] correspon 1 0 : : : : : : : : : : : : : : : : : :	lects for to chip to chip d to the espond SO SO SO to be d. Defa to be to be d. Defa to be d. Defa to be d. Defa to be d. Defa	or the odd chip select b select 3 and 2. select 1 and 0. byte enable DQM sign to the byte enable DQI scription DIMM mode enabled DIMM mode disabled driven as an output from ult value is 1. scription able output_clk signal a put_clk signal output di ssert or de-assert the ca	nals for ch M signals m the RC3 as output isabled	s. for chip s	3 and 1. elect 2 a	and ablec

# SDRAM Control Registers

# Notes

Bit	Field	Description				
3:0	CS_n[3:0] Write low waits until the next bank address decode and the pin low for 1 clock and de-asserts the pin high after Value Description		,			
					Value	Description
			1	High (default)		
			0	Low		

 Table 11.8 SDRAM Primary Control Register Field Descriptions (Part 4 of 4)

# **SDRAM Secondary Control Register**

Γ	31	14	13 1	2 11	10	9	8 2	2 1	0
	Reserved		SDRAM bank size	SDRAM RAS	SDRAM DQM	SDRAM tWR	Reserved	SDRAM Refresh Optimal Timing	SDRAM Refresh Priority

### Figure 11.4 SDRAM Secondary Control Register Fields

Bit	Field			Description	Description					
31:14	Reserved									
13:12	SDRAM Bank Size Field B	Along with SDI pin(s).	RAM Bank S	Size Field A, selects which address bits are use	ed for the BA					
			Value	Description						
			11	Reserved						
			10	256 M-bit or 512 M-bit (4 banks)						
			01	64 M-bit with x32 wide parts (4 banks)						
			00	Use SDRAM Bank Size Field A (default						
	Control B		Value	Description						
	Control B		Value 1	If SDRAM RAS Mux Control Field = 00, then Shift 4 (12-bit CAS).						
		the Shift is undefined (reserved).	If SDRAM RAS Mux Control Field $\neq$ 00, then the Shift is undefined (reserved).							
			0	Use the SDRAM RAS Mux Control Field (default).						
	Table 11.	9 SDRAM Sec	ondary Co	ntrol Register Field Descriptions (Part 1 of a	2)					

# Synchronous DRAM Controller

# SDRAM Control Registers


# Notes

Bit	Field			Description
10	SDRAM DQM			
			Value	Description
			1	Assert sdram_bemask_n (DQM) only with read or write command.
			0	Assert sdram_bemask_n (DQM) earlier and deassert later for external transceiver setup and hold (default).
9	SDRAM tWR	to time write reco	overy peri	SDRAM Controller will use the tWR field rather than the tRP f ods. The tRP field can then be programmed to the optimal tR dding in the tWP period.
			Value	Description
			1	Use 2 clocks for tWR independent of tRP set- ting (PC100+ setting).
			0	Use part of tRP time to include tWR (default/ Legacy SDRAM setting).
			R is a timing parameter that requires a minimum recovery perior adds an option to optimize PC-100/133 writes using the Seco	
8:2	Reserved			
1	SDRAM Refresh			
	with Optimal Timing		Value	Description
	Ĵ		1	New Refresh with optimal Timing behavior. Access after refresh issues an active com- mand with no preceding precharge (typi- cal).
			0	Legacy behavior. Page mode (RAS-left- asserted) access after refresh issues a pre- charge (default).
0	SDRAM Refresh			
	Priority		Value	Description
			1	New Refresh Priority. Refresh occurs before any new read or write command (typical).
			0	Legacy behavior. Refresh occurs during idle cycles after read or write commands (default).
	Table 11	.9 SDRAM Seco		idle cycles after read or write commands

### **Timing Diagrams**

Figure 11.5 shows an SDRAM non-page burst read, as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if the page mode is turned off. Because no precharge occurs, the row address is captured immediately and a tRCD active command to r/w command delay—in this case 2 clocks—then occurs. Finally, the column addresses are then captured.


Note that there is CAS latency from the column address until the first data appears, which in this case is 2 clocks. Also, in this case, auto precharge has been programmed—as indicated by the AP symbol—by the col3 sdram\_addr. Finally, the beginning of the next transaction is shown. A minimum pre-charge time occurs, however, at least 4 clocks coincidently, prior to the next transaction because of the RC32300 CPU core BTA protocol. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=1, RP=4, RC=8, Status=FF).



#### Figure 11.5 SDRAM Non-Page Burst Read

Figure 11.6 shows an SDRAM non-page burst write as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if the page mode is turned off. Because no precharge occurs, the row address is captured immediately and a tRCD active command to r/w command delay—in this case 2 clocks—then occurs. Finally, the column addresses are then captured.

Note that the write data occurs at the same time as its column address and write command. In this case, auto precharge has been programmed, as indicated by the AP symbol, by the col3 sdram\_addr. Finally, the beginning of the next transaction is shown. A minimum pre-charge time is enforced, in this case 3 clocks, before the next transaction from the SDRAM controller can begin. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=1, RP=3, RC=8, Status=FF).



### Figure 11.6 SDRAM Non-Page Burst Write

Figure 11.7 shows an SDRAM non-page single word read as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if page mode is turned off. Because no precharge occurs, the row address is captured immediately, a tRCD active command to r/w command delay—in this case 2 clocks—then occurs. Finally, the column address is captured.

Note that there is CAS latency from the column address until the data appears, which is 2 clocks in this case. Also in this case, auto precharge has been programmed—as indicated by the AP symbol—by the col sdram\_addr. Finally, the beginning of the next transaction is shown. A minimum pre-charge time occurs coincidentally at least 4 clocks before the next transaction begins, because of the RC32300 CPU core BTA protocol. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=1, RP=4, RC=8, Status=FF).




Figure 11.7 SDRAM Non-Page Word Read

Figure 11.8 Shows an SDRAM non-page single word write, as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if the page mode is off. Because no precharge occurs, the row address is captured immediately and a tRCD active command to r/w command delay—in this case 2 clocks— then occurs. Finally, the column address is captured.

Note that the write data occurs at the same time as its column address and write command, as does the sdram\_bemask\_n[3:0] and dqm bus, indicating which bytes are valid. In this case, auto precharge has been programmed, as indicated by the AP symbol, by the col sdram\_addr. Finally, the beginning of the next

#### Synchronous DRAM Controller

# **Notes**

transaction is shown. A minimum pre-charge time is enforced, in this case 3 clocks, before the next transaction from the SDRAM controller can begin. The RP field, in this case 3 clocks, must include both the tRP precharge time and the tWR write recovery time of the SDRAM AC requirements. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=1, RP=3, RC=8, Status=FF).





Figure 11.9 shows an SDRAM page-hit burst read, as it occurs after the SDRAM controller has been left with an active page open. In this figure, the current memory page matches the previous page. Thus, no precharge occurs. The row address is not needed nor is a tRCD active command to r/w command delay, so the column addresses are captured.

Note that there is CAS latency2 clocks in this case, from the column address until the first data appears. Also in this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col3 sdram\_addr. Finally, the beginning of the next transaction is shown. At least 4 clocks coincidently occur before the next transaction because of the RC32300 CPU core BTA protocol, at which time a SDRAM page-hit may reoccur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=2, RC=8, Status=FF).



#### Figure 11.9 SDRAM Page-Hit Burst Read

Figure 11.10 shows a SDRAM page-hit burst write, as it occurs after the SDRAM controller has left with an active page open. In this figure, the current memory page matches the previous page, so no precharge occurs. Neither the row address or tRCD active command to r/w command delay are needed, so the column addresses are captured.

#### Synchronous DRAM Controller

# **Notes**

Note that the write data occurs at the same time as its column address and write command. In this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col3 sdram\_addr. Finally, the beginning of the next transaction is shown. At least 2 clocks coincidently occur before the next transaction because of the RC32300 CPU core BTA protocol, at which time a SDRAM page-hit may reoccur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=2, RC=8, Status=FF).




Figure 11.10 SDRAM Page-Hit Burst Write

Figure 11.11 shows a SDRAM page-hit single word read as it occurs after the SDRAM controller has been left with an active page open. In this figure, the current memory page matches the previous page, so no precharge occurs. The row address is not needed nor a tRCD active command to r/w command delay, so the column address is captured.

Note that there is CAS latency, 2 clocks in this case, from the column address until the first data appears. Also in this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col sdram\_addr. Finally, the beginning of the next transaction is shown. At least 4 clocks coincidently occur before the next transaction, because of the RC32300 CPU core BTA protocol, at which time an SDRAM page-hit may reoccur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=2, RC=8, Status=FF).




Figure 11.12 shows an SDRAM page-hit single word write, as it occurs after the SDRAM controller has left with an active page open. In this figure, the current memory page matches the previous page, so no precharge occurs. The row address is not needed nor is a tRCD active command to r/w command delay, so the column address is captured.

Note that the write data occurs at the same time as its column address and write command. In this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col sdram\_addr. Finally, the beginning of the next transaction is shown. At least 2 clocks coincidently occur before the next transaction because of the RC32300 CPU core BTA protocol, at which time an SDRAM page-hit may reoccur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=2, RC=8, Status=FF).





Figure 11.12 SDRAM Page-Hit Word Write

Figure 11.13 shows a SDRAM page-miss burst read, as it occurs after the SDRAM controller has been left with an active page open. In this figure, the current memory page does not match the previous page, so a precharge occurs that is of the Pre-charge programmed length, in this case 3 clocks. Then the row address is captured and a tRCD active command to r/w command delay occurs. The column addresses are then captured.

Note that there is CAS latency, 2 clocks in this case, from the column address until the first data appears. Also in this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col3 sdram\_addr. Finally, the beginning of the next transaction is shown. At least 4 clocks coincidently occur before the next transaction because of the RC32300 CPU core BTA protocol, at which time a SDRAM page-miss or hit may (re-)occur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=3, RC=8, Status=FF).



79RC32334/332 User Reference Manual

Figure 11.14 shows an SDRAM page-miss single word read, as it occurs after the SDRAM controller has been left with an active page open. In this figure, the current memory page does not match the previous page, so a precharge occurs that is of the Pre-charge programmed length, in this case 3 clocks. Then the row address is captured and a tRCD active command to r/w command delay occurs. The column address is then captured.

Note that there is CAS latency, 2 clocks in this case, from the column address until the first data appears. In this case, page left actively asserted has been programmed, as indicated by the lack of an AP symbol, by the col sdram\_addr. Finally, the beginning of the next transaction is shown. At least 4 clocks coincidently occur before the next transaction because of the RC32300 CPU core BTA protocol, at which time a SDRAM page-miss or hit may (re-)occur. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=3, RC=8, Status=FF).





Figure 11.14 SDRAM Page-Miss Word Read

Figure 11.15 shows an 11 clock page mode SDRAM refresh with the Pre-charge Clocks field programmed to the value of 3 clocks and the Refresh Transaction Clocks field programmed to the value of 8 clocks. A minimum of 8 clocks occurs before the next active command can occur, which in this figure is a page mode write.

Note that a non-page mode SDRAM refresh is similar, except that the Pre-charge All command and the Pre-charge Clocks field delay do not occur. Also note that the refresh occurs transparently with respect to concurrent memory controller generated transactions. The refresh will wait until the current SDRAM transaction is complete (if present) and has higher priority over the next/new SDRAM transaction (if present). (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0, RP=3, RC=8, Status=FF).



#### Connecting the RC32334 to the SDRAMs

Below is the recommended address interface between the RC32334 and the SDRAM banks. A[10] allows "Precharge all banks" during each SDRAM precharge command as well as the appropriate Row address during the row address command.

RC32334	SDRAM Banks
sdram_addr[15:13]	A[13:11]
sdram_addr_12	A[10]
sdram_addr[11:2]	A[9:0]


# SODIMM

### **SODIMM Configuration**

RC32334 memory configurations can always use discrete parts. In addition, RC32334 is designed to use memory modules. The RC32334 default memory module configuration is the 100/168-pin DIMM with 4 chip selects. In addition, the RC32334 supports the 144-pin Small Outline DIMM (SODIMM-144) with 2 chip selects.


The use of SODIMM requires two additional pins, sdram\_s\_n[1:0]. The SODIMM mode requires that the RC32334 SDRAM control register's SODIMM Enable bit be initialized to the SODIMM setting. Note that when the SODIMM mode is enabled, all DIMMs in the system must use the SODIMM signal configuration. In the SODIMM mode, the SDRAM module chip selects are provided on the two sdram\_s\_n[1:0] signals. sdram\_s\_n[0] is used to select banks 0 and 1 on the first SODIMM as programmed by the RC32334 address ranges for banks 0 and 1. sdram\_s\_n[1] is used to select banks 2 and 3 on an optional second SODIMM as programmed by the RC32334 address ranges for banks 2 and 3.

The SODIMM mode also changes the behavior of the sdram\_bemask\_n[3:0] DQM byte mask enables to only assert on even bank selects, 0 and 2. The SODIMM mode also changes the behavior of the sdram\_cs\_n[3:0] chip selects to become DQM byte mask enables that only assert on odd bank selects, 1 and 3.



#### SDRAM SODIMM Even Bank Non-Page Word Read

Figure 11.16 shows an SDRAM SODIMM Even Bank non-page word read as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if page mode is turned off. Because no precharge occurs, the row address is captured immediately, a tRCD active command to the r/w command delay (in this example a 2 clock delay) then occurs. Finally, the column address is captured. The module select, sdram\_s\_n[0] will assert if bank 0 is accessed or sdram\_s\_n[1] will assert if bank 2 is accessed. The even DQM bus signals, sdram\_bemask\_n[3:0], are asserted instead of the odd DQM bus signals, sdram\_cs\_n[3:0]. Note that the burst, write, and page mode accesses for even banks are similar to this case.



### SDRAM SODIMM Odd Bank Non-Page Word Read




Figure 11.17 shows an SDRAM SODIMM Odd Bank non-page word read as it occurs after the SDRAM controller has been idle, such as after reset, refresh, or if page mode is turned off. Because no precharge occurs, the row address is captured immediately, a tRCD active command to the r/w command delay (in this example a 2 clock delay) then occurs. Finally, the column address is captured. The module select, sdram\_s\_n[0] will assert if bank 1 is accessed or sdram\_s\_n[1] will assert if bank 3 is accessed. The odd DQM bus signals, sdram\_cs\_n[3:0], are asserted instead of the even DQM bus signals, sdram\_bemask\_n[3:0]. Note that the burst, write, and page mode accesses for odd banks are similar to this case.




Figure 11.18 SDRAM SODIMM Refresh

Figure 11.18 shows an 11 clock page mode SDRAM SODIMM refresh with the Pre-charge Clocks field programmed to the value of 3 clocks and the Refresh Transaction Clocks field programmed to the value of 8 clocks. A minimum of 8 clocks occur before the next active command can occur, which in this example is a page mode write. Note that a non-page mode SDRAM refresh is similar, except that the Pre-charge All command and the Pre-charge Clocks field delay do not occur.

Also note that the refresh occurs transparently with respect to concurrent memory controller generated transactions. The refresh will wait until the current SDRAM transaction is complete (if present) and has higher priority over the next/new SDRAM transaction (if present). The module selects, sdram\_s\_n[1:0], are both asserted. (En=1, Mux=01, Size=0, CL=2, RCD=2, AP=0. RP=3, RC=8, Status=FF.) (SODIMM=1.)

### output\_clk Usage

The RC32334 provides an output\_clk output. This clock follows the cpu\_masterclk with an approximate 5ns phase delay which aligns the transmit direction control, address, and data signals to a transmit clock. Conventional non-registered PC66, PC100, and PC133 SDRAMs cannot take advantage of the output\_clk output feature. Instead, it is recommended that most systems use the cpu\_masterclk as the SDRAM clock. Because the output\_clk output is enabled at reset time, unless used elsewhere in the system as a transmit aligned clock, output\_clk can be turned off to save power using the RC32334 SDRAM control register output\_clk Output Enable bit.

Please see the RC32334 Design Considerations document at www.idt.com for the latest SDRAM recommendations, especially concerning the use of transceivers, speed grades, and data width.



# Introduction

The PCI Interface Controller complies with *PCI Local Bus Specification, Revision* 2.2<sup>1</sup>. Both master and target modes are supported. The interface implements 3.3V PCI-compliant pads (5V tolerant). The PCI bus operates up to 66 MHz and supports burst transfers. The PCI Interface Controller serves as a PCI bridge between the PCI bus and the RC32334 internal bus. The block diagram of the PCI Interface Controller is shown in Figure 12.1.

**PCI Interface Controller** 

The PCI bus interface contains two separate data paths, one for access initiated by the CPU or DMA and one for access initiated by an external PCI agent. Each path has its own FIFO, and each path operates independently from the other.

The PCI controller uses a dedicated DMA engine, separate from the four general purpose DMA controller channels described in Chapter 13, to initiate PCI bus target transfers to and from local memory.

# **Features**

The PCI Interface Module includes the following functions:

- Master and Target Controllers
- Host or Satellite (Adapter Card) mode
- Capability to access configuration registers from CPU
- Target lock support
- PCI Bus Arbitration selection in Host Mode
- Internal arbiter provides:
  - Fixed priority or Round Robin
  - Arbitrate 3<sup>2</sup> external PCI masters
- Capability to disable internal arbiter to implement arbiter function externally
- Mailbox registers
- Software programmable endianness byte swapper
- Address translation between CPU address space and PCI address space
- Independent DMA engine for PCI target transfers from PCI bus to CPU memory
- Support for Plug and Play

#### **PCI Interface Enhancements in Y Silicon Revision**

The PCI Interface is one of the modules that has been significantly enhanced in the Y revision of the silicon. TTable 12.1 outlines some of the significant differences between the Z and Y revisions. For more information on the differences between the silicon revisions, refer to Application Note AN-350, RC32334/RC32332 Differences Between Z and Y Revisions, and to the RC32334/RC32332 Device Errata, both posted on IDT's web site at www.idt.com.

 <sup>&</sup>lt;sup>1.</sup> For operational details and/or timing diagrams not included in this chapter, refer to the PCI 2.2 specification.
 <sup>2.</sup> Arbitrate 2 external PCI masters for the RC32332.

Function	Z Revision	Y Revision	Comments
PCI specification sup- ported	2.1	2.2	
FIFO size for target read and target writes	8 words deep in each direction.	16 words deep in each direction.	Allows the part to support larger bursts from external PC bus masters transferring infor- mation to/from SDRAM.
FIFO size for master read and master writes	8 words deep in each direction.	Read FIFO is 8 words deep, write FIFO now 16 words deep.	
Maximum burst size for target writes	One word	Eight words	Significant performance improvement for bursts of data from external PCI bus mas- ters.
Number of BAR regis- ters	2	4	Allows users to program cer- tain BARs for SDRAM and others to system control regis- ters, preventing multiple changes to the BAR register. Improves time taken to switch between tasks.
Programmability of BAR address bits	Upper four bits of BAR are programmable.	Upper 24 bits are programmable.	Provides more efficient use of memory space for applications where RC32332/4 is config- ured for satellite mode opera- tion (example - PCI-add in cards).
Priority of PCI target reads versus writes behavior	Writes favored over reads. Multiple writes can be buffered, but reads cannot. Write FIFO must be flushed before target read is allowed to complete.	Retry of target writes during read opera- tions made optional. Option to perform eight word fetch for one word request.	Opportunity to balance read and write operations.
"Eager prefetch"	Not available	Part will continue to perform target read operations until its FIFO is full.	Significant performance improvement for applications moving large blocks of data across PCI.
TRDY Counter behavior	Holds PCI bus for 16 cycles before retrying a transaction.	Bus can be held longer than 16 cycles.	Violates the PCI specification, but provides opportunity to optimize platform and mini- mize wasted PCI cycles.

Table 12.1 PCI Differences Between Z and Y Revisions

To ensure backwards compatibility with Z revision, the new functionality in Y revision is enabled using bits in new registers that were not included in the Z revision. These new registers are shown in Table 12.2 below.

Address	Register			
0x1800_20A0	New Feature Register			
0x1800_20A4	PCI Target Control Register			

Table 12.2 Additional PCI Control Registers


# **Functional Overview**

During reset, three reset initialization pins (mem\_addr[22:20]) must be set up properly to select the desired PCI and boot modes for the RC32334. Table 12.3 shows all of the possible mode configurations with the settings of mem\_addr[22-20] pins, which are latched after reset. The PCI interface controller can be in either **host mode** or **satellite mode**.

mem_addr[22:21]	mem_addr[20]	Description
0 0	0	Host mode, boot from memory controller, serial EEPROM not supported
0 0	1	Satellite mode, boot from memory controller, serial EEPROM not supported
0 1	0	Not allowed
0 1	1	Satellite mode, boot from PCI serial EEPROM
1 0	х	Reserved
1 1	X	Tri-state memory bus and EEPROM bus during coldreset_n assertion.

### Table 12.3 Initialization Pins mem\_addr[22:20] Settings

When the PCI Boot Mode option is selected at reset, the PCI host can write to the PCI master enable bit. This is because the PCI Target Not Ready bit (PCI Arbitration Register, bit 2) is cleared when the PCI Boot Mode option is selected.



#### 79RC32334/332 User Reference Manual

# **Memory Mapping**

Figures 12.2 and 12.3 show the CPU to PCI memory mapping and the PCI to CPU memory mapping, respectively.

CPU Virtual Address (4 ranges)	
Mapped via TLB Range 1 (up to 512MB)	
Mapped via TLB Range 2 (up to 512MB)	
B880_0000 - B88F_FFFF	example: B880_1234
B8C0_0000 - B8FF_FFFF (w/ non-PCI-boot reset option)	
or BFC0_0000 - BFFF_FFFF (w/ PCI-boot reset optio	n)
CPU Virtual Address mapped to Physical Local Bus Address via TLB or Fixed Mapping; or Address originates as DMA Local	l Bus Address (4 ranges)
4000_0000 - 5FFF_FFFF (via TLB, 512MB)	
6000_0000 - 7FFF_FFFF (via TLB, 512MB)	
1880_0000 - 188F_FFFF (via Fixed Mapping, 1MB)	example: 1880_1234
18C0_0000 - 18FF_FFFF (via Fixed Mapping, 4MB)	
or 1FC0_0000 - 1FFF_FFFF (via Fixed Mapping, 4MB	3)
CPU/DMA Local Bus Physical Addresses assigned to Fixed PC PCI Memory Space 1	I Memory or I/O Spaces (4 ranges)
PCI Memory Space 2	
PCI Memory Space 3	
PCI I/O Space	example: 1880_1234
CPU/DMA Local Bus Physical Address Mapped via "PCI Memo or "PCI I/O Space Base Register" into PCI Address (4 ranges)	
PCI Memory Space 1 (top 4-bits substituted)	
PCI Memory Space 2 (top 4-bits substituted)	
PCI Memory Space 4 (top 4-bits substituted)	
PCI I/O Space (top 12-bits substituted)	example: 0000_1234 (I/O)
Figure 12.2 CPU to PCI Memo	ry Mapping
-	

PCI Address decoded by 32334/32332 Target PCI "Memory Base BAR2, BAR4) or Target PCI "I/O Base Address Register" (BAR3) The BAR's are setup via the PCI Configuration Register Space rather memory space.	(4 ranges).
BAR 1 (up to 4GB)	
BAR 2 (up to 4GB)	
BAR 3 (up to 4GB)	example: 7F00_C840 (I/O)
BAR 4 (up to 4GB)	
PCI Address Translated to Local Bus Physical Address by the "PCI to CPU Memory Space [4,3,1]" or "PCI to CPU I/O Spac CPU Memory Space 1 (up to the top 24-bits substituted)	e Base Register" (4 ranges)
CPU Memory Space 2 (up to the top 24-bits substituted)	
CPU I/O Space (up to the top 24-bits substituted)	example: 1F00_C840
CPU Memory Space 4 (up to the top 24-bits substituted)	

#### Figure 12.3 PCI to CPU Memory Mapping

### **RC32334 PCI Bus Target Operation**

The PCI interface of the RC32334/RC32332 integrated processors is optimized to support transfers for external PCI bus masters that initiate the transmission/reception of data to/from local SDRAM (termed as target mode in this chapter). When the device is configured for target operation, the module supports up to seven queued target write commands and one queued target read command. When these queues are exceeded, the PCI host transaction will be retried until the command can be accepted. When the RC32334 PCI is configured as a target, external PCI masters can perform up to 8 word bursts.

The PCI target interface allows an external PCI master to be able to read and write any local memory address. This allows an external PCI master to access local SDRAM, Memory-I/O (8, 16 or 32-bit memory) or any internal register. The PCI target interface automatically performs byte scattering (writes) and gathering (reads) for devices on the memory and peripheral bus, and partial writes and reads for SDRAMs. PCI bus accesses to 8-/16-/32-bit external I/O are supported, provided that the I/O addresses are aligned on a word boundary and that the data is located in the correct 1/2/4 byte lanes. Note there is NO byte unpacking. Therefore, for 8- or 16-bit accesses the reminder of the word will not be used.

The PCI bus master can read/write to memory through a CPU memory space 1 BR. The CPU memory space 1 BR translates a PCI address to a local physical CPU address by modifying the top upper 24 bits are programmable. This means that the minimum memory size is 256 Bytes.

Similarly, when accessing I/O peripherals, the CPU I/O space BR translates a PCI address to a local physical CPU address by modifying the top 24 address bits of the PCI address. For I/O accesses, note that only the top 8 address bits of the PCI address bus are used, as the I/O space accessed from the PCI bus is limited to 64 words (256 bytes). The endianness swap setting can be modified for each of the above BRs by setting a bit in each BR.

The RC32334 PCI does not support the cache line wrap mode defined in the PCI specification. Thus, the RC32334 PCI master never generates a cache line wrap mode. A cache line wrap mode cannot be generated from PCI agents, since the RC32334 does not recognize this mode. If this mode is generated from the PCI bus, the RC32334 device will treat the access as linear incrementing.

The PCI bus interface supports target locking. Once a lock has been established, all PCI target transactions to the RC32334/RC32332 device are retried until the lock has been released. Lock operations are useful for creating atomic sequences as seen by external masters on the PCI bus. Lock accesses cannot be issued when the RC32334 is a PCI master.

Note that on PCI target accesses to memory and IO, 0x0xxx\_xxx and 0x0000\_00xx spaces are decoded. This enables conventional debug and non-PC system usage of this address space.

PCI target burst transactions which attempt to burst data beyond the address space allocated to a BAR will terminate with a target disconnect without data. The PCI address spaces mapped by two BAR registers may be contiguous. PCI target burst transactions which attempt to burst data across adjacent address spaces mapped by BAR registers will terminate with a target disconnect without data.

PCI Target Control in the PCI to CPU memory and I/O space base registers contain additional fields beyond the BAR register which control the behavior of the PCI bus interface when acting as a PCI target. These include:

- A retry timer controls the number of PCI clock cycles the PCI interface will wait (to receive the first data of an access) before it issues a retry command. This is used during target read operations (i.e., memory read, memory read multiple, memory read line, and I/O read) to specify the number of PCI clock cycles the PCI bus interface is allowed to wait (for the first data quantity of a transaction) before the transaction must be retried. During target write operations (i.e., memory write, and invalidate, and I/O write), this field specifies the number of PCI clock cycles the PCI bus interface is allowed to wait (for space to appear in the PCI target input FIFO) before a transaction must be retried. The initial value for the retry timer is specified in the Retry Timer (RTIMER) field of the PCI CPU Memory and I/O Space Base register. Note that PCI 2.2 sets the maximum to 16 PCI clock cycles. However, the RC32334/RC32332 device allows this limit to be extended up to 255 clock cycles. Although this violates the PCI specification, it does provide an opportunity to optimize PCI bandwidth for systems with known PCI-based peripherals.
- A disconnect timer controls the number of PCI clock cycles the PCI interface will wait between data transfers. If the PCI bus interface is unable to accept data before the timer expires, the PCI bus will be released. PCI 2.2 specification allows a maximum of 8 PCI clock cycles, but the RC32334/RC32332 allow a value of up to 255 clock cycles.

The PCI bus interface supports target delayed reads. The PCI bus interface supports only one pending delayed read. If a read is attempted while a delayed read is pending, the transaction is retried and a delayed read is not initiated for the transaction. The external PCI master that initiates a delayed read is expected to retry the transaction until the read completes. The PCI bus interface contains a discard timer. If the master does not repeat a delayed read request within 2<sup>15</sup> clock cycles, the discard timer will expire and discard the pending read. If the discard timer expires and a pending read is discarded, then the pending read discarded (PRD) bit is set in the PCI controller interrupt pending register. Note that the discard timer can be disabled by setting the disable discard timer (DDT) bit in the PCITC register.

The PCI transaction ordering constraints may be viewed as favoring target write operations, since only a single delayed read is allowed when there are posted writes, while multiple posted writes are allowed when there is a delayed read.

There is also an "eager prefetch" mode. When enabled, the target read PCI block will continue to fetch data until its FIFO is filled. Since the new FIFO is 16 words, this means that a single word fetch can result in 16 words, divided into two bursts, being fetched across the local bus. This will result in substantial throughput improvements in cases of long block reads. However, this mode should be used with caution. If the system is not moving blocks of data, but rather doing isolated reads from specific locations, enabling these features will degrade system performance rather than improve it.

Note that the last 16 words of physical memory should not be accessed by a prefetchable PCI target read. If they are accessed, a system error via the pci\_serr\_n signal may be signalled since the target read prefetch may try to access non-existent memory beyond the physical memory bank, thereby generating a local bus non-decoded address error.

### **RC32334 PCI Bus Master Operation**

RC32334 PCI Bus Master operation is defined as CPU core or general purpose DMA initiated read/write transfers between the RC32334 and the PCI bus. The address map is shown in Table 12.4 when the CPU core or DMA controller wants to access the PCI bus. The CPU or DMA can read/write to targets on the PCI bus through 3 PCI memory spaces. In PCI master mode, the device can perform quad-word bursts for both read and write accesses. When accessing PCI memory space, the corresponding PCI memory space Base Register (BR) translates a local physical CPU address into a PCI address by modifying the top 4 address bits of the local CPU address.

Similarly, when accessing PCI I/O space, the PCI I/O space Base Register translates a local physical CPU address into a PCI address by modifying the top 4 address bits of the local CPU address. The BRs can point to the same or overlapping address spaces, if desired. The endianness swap setting can be modified for each of the BRs by setting a bit in each BR.

When the RC32334 PCI is configured as a master, it can perform quad-word burst for both read and write accesses.

From	То	Allocation	
1800_2000	1800_2FFF	PCI Internal Registers (4KB)	
1880_0000	188F_FFFF	PCI I/O Space (1M)	
18C0_0000	18FF_FFFF	PCI Memory Space 3 (4MB) (for non-PCI boot reset option)	
1FC0_0000	1FFF_FFFF	PCI Memory Space 3 (4MB) (for boot from PCI bus option)	
4000_0000	5FFF_FFF	PCI Memory Space 1 (512MB)	
6000_0000	7FFF_FFFF	PCI Memory Space 2 (512MB)	

Table 12.4 PCI Address Map

#### **RC32334 PCI Bus Target Operation**

RC32334 PCI Bus Target operation is defined as an external device that initiates a PCI bus read or write transfers between the PCI bus and external memory or between the PCI bus and an I/O peripheral. Note that only 32-bit wide external memory is supported. The PCI bus master can read/write to memory through a CPU memory space 1 BR. The CPU memory space 1 BR translates a PCI address to a local physical CPU address by modifying the top upper 24 bits are programmable. This means that the minimum memory size is 256 bytes.

The PCI controller uses a dedicated DMA engine, separate from the four general purpose DMA controller channels described in Chapter 13, to initiate PCI bus target transfers to and from local memory.

Similarly, when accessing I/O peripherals, the CPU I/O space BR translates a PCI address to a local physical CPU address by modifying the top 24 address bits of the PCI address. Note that only the top 8 address bits of the PCI address bus are used for I/O accesses, as the I/O space accessed from the PCI bus is limited to 64 words (256 bytes). The endianness swap setting can be modified for each of the above BRs by setting a bit in each BR.

The RC32334 PCI Bus Target supports PCI bus accesses to 8-/16-/32-bit external I/O, assuming the I/O addresses are aligned on a word boundary and that the data is located in the correct 1/2/4 byte lanes. Note there is NO byte unpacking. Therefore 8- or 16-bit access the reminder of the word will not be used.

When the RC32334 PCI is configured as a target, external PCI masters can only perform up to 8 word bursts. If the write address is such that it will cross a 1024-byte boundary (minimum SDRAM page size), the current write will end when the 0x3FC offset is reached and a new IPBus write is ready to begin.

The RC32334 PCI does not support the cache line wrap mode defined in the PCI specification. Thus, the RC32334 PCI master never generates a cache line wrap mode. A cache line wrap mode cannot be generated from PCI agents, since the RC32334 does not recognize this mode. If this mode is generated from the PCI bus, the RC32334 device will treat the access as linear incrementing.

The RC32334 PCI controller supports lock accesses when RC32334 is a PCI target. However, the lock accesses cannot be issued when the RC32334 is a PCI master.

Note that on PCI target accesses to memory and IO, 0x0xxx\_xxx and 0x0000\_00xx spaces are decoded. This enables conventional debug and non-PC system usage of this address space.

#### **PCI Satellite Mode**

The PCI bus interface can also be configured for satellite mode operation. The satellite mode can be initiated in two ways:

- The satellite can boot from the Memory Controller. In this case, the bootstrapping code for the satellite resides in the local memory space from which the satellite board boots up
- The satellite can boot from the PCI serial EEPROM. In this case, the satellite loads its configuration registers from a serial EEPROM and then attempts to boot over the PCI bus.

In either case, the host PCI bridge in the system is required to program the PCI configuration registers prior to the satellite generating or receiving any PCI cycles on the PCI bus.

To ensure the correct Satellite mode of operation, the System Controller needs to configure mem\_addr[22:20] bits on reset. When mem\_addr[22:20] is configured to [001], the satellite is set to boot from the Memory Controller. When mem\_addr[22:20] is configured to [011], the satellite is set to boot from the PCI serial EEPROM.

### **Booting from the Memory Controller**

Booting from the Memory Controller, the Satellite mode receives and generates PCI cycles on the PCI bus. The initialization steps are as follows:

- 1. Configure the local boot ROM on the satellite system to:
  - Link local PCI registers and CPU (PCI to CPU and CPU to PCI)
  - Set up the PCI configuration register Master Latency Timer, Cacheline Size, Retry Timeout, TRDY Timeout, etc.
- Reset the PCI Target Not Ready bit in the PCI Arbitration Register.
- 2. Configure the satellite PCI Configuration Registers using the host PCI bridge:
  - Memory Base Address Register (Configuration Header Offset: 0x10)
  - I/O Base Address Register (Configuration Header Offset: 0x18)
  - Enable the Bus Master, Memory, and I/O Access in the PCI Configuration Command Register.

### Booting from the PCI Serial EEPROM

The Satellite mode, booting from the PCI serial EEPROM, loads the PCI configuration registers from the serial EEPROM. The initialization steps are as follows:

- 1. Program the serial EEPROM with the desired configuration register values.
- 2. Configure the satellite PCI configuration registers using the host PCI bridge.
  - Memory Base Address Register (Configuration Header Offset: 0x10)
  - I/O Base Address Register (Configuration Header Offset: 0x18)
  - Enable the Bus Master, Memory, and I/O Access in the PCI Configuration Command Register.

Once the satellite PCI interface is enabled by the host PCI bridge by writing to the Command Configuration Register, the satellite generates an Instruction Fetch cycle with the local bus physical address 0x1FC0 0000. This address is translated to the PCI bus address 0x0FC0 0000 before being placed on the PCI bus by the satellite's local PCI Memory Space 3 Base Register, its contents being all 0's on reset.

The satellite can only boot from a 32-bit port-width external device sitting across the PCI bus. The target device selected for the PCI address 0x0FC0 0000 must have a 32-bit boot memory in this address space (typically a 32-bit EPROM space or an SDRAM space where the bootstrap code for the satellite is placed prior to enabling the satellite). The Target Not Ready bit in the PCI Arbitration Register is reset by default. Also, the BusError is disabled at power up in this mode. The BusError must be enabled by the startup code as soon as the satellite is initialized in order to catch any non-decodable address cycles on the PCI bus.

In the PCI-boot mode, the System Controller Internal BIU BusError Register has the CPU BusError, IP BusError, and Watch Dog timeout bits disabled, which allows the RC32334 to wait indefinitely for the PCI host to initialize the system.

### Serial EEPROM Interface

When booting from PCI, the serial EEPROM is used to load the PCI configuration header in the Satellite mode.

The boot serial EEPROM must be compatible with and at least as large as the NM93CS46 (1024-bit or greater), which uses the MICROWIRE<sup>™</sup> of National Semiconductor serial protocol. The RC32334 will sequentially read each of the register addresses listed in Table 12.5, starting from EEPROM address 0x00, skipping unused addresses, and continuing until EEPROM address 0x3E. Each EEPROM address corre-

sponds to a 16-bit datum (not the 8-bit datum that PCI address uses), such that each EEPROM address holds a 16-bit PCI field. Thus, all odd EEPROM addresses are unused by the RC32334 PCI EEPROM interface and can be used for other storage purposes. The 16-bit PCI fields correspond to the definitions of the corresponding PCI Configuration Registers.

Field Name	EEPROM Address
Device ID	0x00
Vendor ID	0x02
Status	0x04
Class Code (MSB's)	0x08
Class Code (LSB), Revision ID	0x0A
Header Type	0x0C
Subsystem ID	0x2C
Subsystem Vendor ID	0x2E
Min_Lat, Min Gnt	0x3C
Interrupt Pin	0x3E

Table 12.5 PCI Serial EEPROM Address Fields

### **PCI Commands Supported**

The RC32334 PCI master supports PCI memory read line and memory write invalidate commands. Memory read line performs a quad-word burst read and memory write invalidate performs a quad-word write. To enable the memory write invalidate command, the cache line size in the Cacheline Size Configuration Register must be nonzero (see Figure 12.21), the memory write and invalidate enable bit in the Command Configuration Register (see Figure 12.17) must be enabled, and a burst write must be generated from the CPU or, more typically, from the DMA. As a PCI target, the RC32334 supports memory read line, memory read multiple, and memory write invalidate.

Table 12.6 summarizes the PCI command codes supported (and not supported) by the controller as master and as target.

CBEn[3:0]	3:0] Command As a Master		As a Target	
0000	Interrupt Acknowledge	No	lgnored	
0001	Special cycle	No	Ignored	
0010	I/O read	Yes	Yes	
0011	I/O write	Yes	Yes	
010x	Reserved			
0110	Memory read	Yes	Yes, prefetch 4 words	
0111	Memory write	Yes	Yes	
100x	Reserved	•	-	
1010	Configuration read	Yes	Yes	
1011	Configuration write	Yes	Yes	
1100	Memory read multiple	No	Yes, prefetch 8 words	

Table 12.6 PCI Commands (Part 1 of 2)

CBEn[3:0]	Command	As a Master	As a Target
1101	Dual address cycle	No	Ignored
1110	Memory read line	Yes, quad word burst read	Yes, aliased to memory read
1111	Memory write and invalidate	Yes, quad word burst write	Yes, aliased to memory write

Table 12.6 PCI Commands (Part 2 of 2)

### **PCI Configuration Register Access**

The way RC32334 interfaces and accesses the configuration registers is defined in the PCI specification 2.1, Section 3.7.4.1, Configuration mechanism #1. This mechanism requires the following two RC32334 internal registers be defined to access PCI configuration space:

- PCI Configuration Address Register at 1800\_2cf8
- PCI Configuration Data Register at 1800\_2cfc.

A PCI configuration register should be accessed in the following manner:

a. Write the desired address of a configuration register to the PCI Configuration Address register

b. Read from (or write to) the PCI Configuration Data register to receive (or to send) data.

The data in the PCI Configuration Data register will be automatically received from (or sent to) the desired configuration register. The device number field of the PCI Configuration Address Register is used to select the IDSEL line of the PCI satellite to be configured. See Table 12.7 below.

Device Number	Address Line	Device Number	Address Line	Device Number	Address Line
0x00	Internal access	0x08	pci_ad[18]	0x10	pci_ad[26]
0x01	pci_ad[11]	0x09	pci_ad[19]	0x11	pci_ad[27]
0x02	pci_ad[12]	0x0A	pci_ad[20]	0x12	pci_ad[28]
0x03	pci_ad[13]	0x0B	pci_ad[21]	0x13	pci_ad[29]
0x04	pci_ad[14]	0x0C	pci_ad[22]	0x14	pci_ad[30]
0x05	pci_ad[15]	0x0D	pci_ad[23]	0x15	pci_ad[31]
0x06	pci_ad[16]	0x0E	pci_ad[24]	—	—
0x07	pci_ad[17]	0x0F	pci_ad[25]	—	—

#### Table 12.7 PCI Device to IDSEL Mapping

Device Number 0x00 refers to the PCI host (RC32334) in which case the transaction is handled internally and the PCI Bus remains idle. Device Numbers 0x15 to 0x01 will assert a single pci\_ad[31:11] line high during the configuration access shown in Table 12.7. The PCI system board is assumed to resistively couple the appropriate pci\_ad[31:11] line to each satellite's pci\_idsel line.

Before the RC32334 can be ready to perform any PCI operations, its PCI configuration registers must be set up correctly. The RC32334 PCI master and target are defaulted to not ready (disabled) after reset.

If the RC32334 PCI is in host mode, then the CPU needs to configure the RC32334 PCI configuration registers, including read-only configuration registers. The RC32334 PCI target is not ready until the PCI target not ready bit (bit 2 of the PCI Arbitration Register) is set to 0. When the RC32334 PCI target is not ready, all the PCI assesses to RC32334 from the PCI bus will be retried by the PCI controller. Thus, after the writing of configuration registers is complete and RC32334 is ready, bit 2 of the arbitration register needs to be set to 0 to enable the RC32334 PCI target operations.

When writing the configuration registers, the RC32334 in host mode will perform 5 extra cycles of address stepping, such that the PCI address is valid for 5 clocks before PCI\_frame\_n is asserted. This allows the target to resistively couple an address signal to its pci\_idsel pin.

If the RC32334 PCI is in satellite mode, read-only configuration registers can be loaded by the CPU core. If the CPU core finishes loading the read-only configuration registers in the satellite mode, then bit 2 of the PCI Arbitration Register needs to be set to 0, so that the RC32334 PCI target can respond to accesses from the PCI bus. If the boot mode initialization chooses to use the EEPROM to load read-only configuration registers, then the system using the RC32334 will be booted from the PCI bus after reset, instead of from the normal local bus address space.

To enable RC32334 PCI master operation, the enable bus master bit in the configuration command register must be set to 1 either by the CPU core if the RC32334 PCI is in host mode or by an external PCI host if in satellite mode.

#### **PCI Polling Error Handling**

When the RC32334 device issues a config\_read cycle to an unpopulated PCI slot, the device should read back 0xFFFFFFFF. The RC32334 can also be configured to ignore PCI bus errors. This is controlled through bit 7 in the Bus Interface Unit (BIU) BUSErr Control Register. Even when buserror is disabled, a bus error interrupt is still generated which can be polled by PCI BIOS software.

#### **PCI Interrupts**

If the PCI bus writes a 1 to one of the low order 4 bits in the PCI\_to\_CPU mailbox pending register, then a corresponding interrupt is generated to the CPU core via the internal cpu\_int\_n[3] signal and the CPU core must service and clear this interrupt. (For testing purposes only, the CPU may also set the interrupt.) If the CPU writes a 1 to one of the low order 4 bits in the CPU\_to\_PCI pending mailbox register, then a corresponding interrupt is generated to the PCI bus via the pci\_inta\_\_n pin, and this interrupt needs to be cleared from the PCI bus. Note that the PCI\_to\_CPU mailbox interrupt can be generated in either host or satellite mode, while CPU\_to\_PCI mailbox interrupts can be generated only in the satellite mode.

The CPU core or DMA can initiate a PCI access and know whether it is failed or not by enabling both the PCI master read error interrupt and the PCI master write error interrupt defined in the PCI controller interrupt pending register. Note that both interrupts must be enabled to ensure that a RC32334 PCI master access error can be observed. If only one of the interrupts is enabled, then a master access error may not be detected.

To enable any PCI address or data parity error detection by the PCI interface controller, both the parity error response bit and SERR# enable bit must be enabled in the command configuration register. Two kinds of parity errors can be reported to the CPU by using two specific interrupts. These two errors are PCI Target Write Data Parity Error, and PI Master Data Parity Error, as indicated in the PCI controller interrupt pending register.

# **Signal Definitions**

Note that the pci\_serr\_n I/O signal to the RC32334 is connected as an output, but the signal is not connected internally inside the device as an input. Users wishing to utilize this signal should connect this signal externally to either the cpu\_nmi\_n signal or a high priority interrupt line on the PCI host. Additionally, a pci\_eeprom\_cs signal has been added as a PIO pin. This enables external EEPROMs, configured in the PCI memory address space, to be written to and reprogrammed. To support the feature, an extra PIO register has also been added. Note that the I/O direction of pci\_gnt\_n[1] is controlled by the PIO Direction Register, not by the PCI arbiter mode. See Chapter 15, Programmable I/O (PIO) Controller.

When the RC32334 is in PCI satellite mode, the pci\_gnt\_n[2:0] and pci\_req\_n[2:0] pins on the RC32334

each have a different name and use<sup>1</sup>. Table 12.8 shows the name and the direction of each pin for the different settings of RC32334. A complete description of all PCI signals is provided in Chapter 1, RC32334 Device Overview.

<sup>&</sup>lt;sup>1.</sup> Depending on the PCI Mode for which the default is configured.

	RC	RC32334 in host mode					
	Reset	Use internal arbiter	Use external arbiter	RC32334 in satellite mode			
pci_gnt_n[2], output	tri-stated if host	pci_gnt_n[2], out- put	not used, tri-stated	pci_inta_n, open-collec- tor output			
pci_gnt_n[1], bidirectional <sup>1</sup>	output	pci_gnt_n[1], out- put	not used, output	pci_eeprom_cs, output			
pci_gnt_n[0], bidirectional	tri-stated	pci_gnt_n[0], out- put	pci_req_n=output	pci_gnt_n, input			
pci_req_n[2], input	tri-stated	pci_req_n[2], input	not used, tri-stated	pci_idsel, input			
pci_req_n[1], input <sup>2</sup>	tri-stated	pci_req_n[1], input <sup>2</sup>	not used, tri-stated	not used, tri-stated			
pci_req_n[0], bidirectional	tri-stated	pci_req_n[0], input	pci_gnt_n, input	pci_req_n, output			

#### Table 12.8 RC32334 Muxed PCI Pin Names and Directions

<sup>1.</sup> pci\_gnt\_n[1] output enable control is determined by the PIO Pin Direction Register bit field, which defaults to the Output Direction at reset.

<sup>2.</sup> There is no pci\_req\_n[1] in the RC32332.

# **Register Definitions**

Base Address	Register Function	Offset Address	Effective Address	
1800_0500	PCI Controller Interrupt Pending Register 11	B0		
1800_0500	PCI Controller Interrupt Mask Register 11	B4		
1800_0500	PCI Controller Interrupt Clear Register 11	B8		
1800_0500	CPU to PCI Mailbox Interrupt Pending Register 12	C0	Base + Offset	
1800_0500	CPU to PCI Mailbox Interrupt Mask Register 12	C4	_	
1800_0500	CPU to PCI Mailbox Interrupt Clear Register 12	C8	_	
1800_0500	PCI to CPU Mailbox Interrupt Pending Register 13	D0		
1800_0500	PCI to CPU Mailbox Interrupt Mask Register 13	D4	_	
1800_0500	PCI to CPU Mailbox Interrupt Clear Register 13	D8	_	
1800_2000	PCI New Feature Register	0A0		
1800_2000	PCI Target Control Register	0A4		
1800_2000	PCI Memory and I/O Space 1 Base Register	0B0		
1800_2000	PCI Memory and I/O Space 2 Base Register	0B8		
1800_2000	PCI Memory and I/O Space 3 Base Register	0C0		
1800_2000	PCI Memory and I/O Space 4 Base Register	0C8		
1800_2000	PCI Arbitration Register	0E0		
1800_2000	PCI CPU Space1 Base Register	0E8		
1800_2000	PCI CPU Space 2 Base Register	0F4		
1800_2000	PCI CPU Space 3 Base Register	100	1	

Table 12.9 PCI Interface Control Register Address Map (Part 1 of 2)

#### **Register Definitions**

Base Address	<b>Register Function</b>	Offset Address	Effective Address
1800_2000	PCI CPU Space 4 Base Register	10C	
1800_2000	PCI Configuration Address Register	CF8	
1800_2000	PCI Configuration Data Register	CFC	

#### Table 12.9 PCI Interface Control Register Address Map (Part 2 of 2)

**Note:** A detailed description of interrupt related registers is provided in Chapter 14, Expansion Interrupt Controller.

### **PCI Controller Interrupt Pending Register 11**

31		5	4	3	2	1	0	
	Reserved		CI Pending Read scarded	PCI Target Write Data Parity Error Interrupt	PCI Master Data Parity Error Interrupt	PCI Master Read Error Interrupt	PCI Master Write Error Interrupt	


Bit	Field	Description		
31:5	Reserved			
4	PCI Pending Read Dis- carded (PRD)	Allow Interrupt from a PCI Target read to be discarded as the discard timer expired.		
3	PCI Target Write Data Parity Error Interrupt	Interrupt due to a data parity error of a target write to the RC32334 PCI		
2	PCI Master Data Parity Error Interrupt	Interrupt due to a data parity error of a RC32334 PCI master read or write		
1	PCI Master Read Error Interrupt	Interrupt indicating a failed PCI master access, which may be possibly caused by a PCI master read		
0	PCI Master Write Error Interrupt	Interrupt indicating a failed PCI master access, which may be possibly caused by a PCI master write		

#### Figure 12.4 PCI Controller Interrupt Pending Register 11 Fields

 Table 12.10
 PCI Controller Interrupt Pending Register 11 Field Descriptions

### **CPU to PCI Mailbox Interrupt Pending Register 12**

Setting a bit in the CPU to PCI mailbox interrupt pending register by the CPU will generate a corresponding interrupt to the PCI bus.



#### Figure 12.5 CPU to PCI Mailbox Interrupt Pending Register 12 Fields

Bit	Field Name Descript				
31:16	See Chapter 14, Expansion Interrupt Controller.				
15	Interrupt 3	0 = No interrupt (default) 1 = Interrupt pending			
14	Interrupt 2	0 = No interrupt (default) 1 = Interrupt pending			
13	Interrupt 1	0 = No interrupt (default) 1 = Interrupt pending			
12	Interrupt 0	0 = No interrupt (default) 1 = Interrupt pending			
11:0	See Chapter 14, Expansion Interrupt Controller.	1			

Table 12.11 CPU to PCI Mailbox Interrupt Pending Register 12 Field Descriptions

### PCI to CPU Mailbox Interrupt Pending Register 13

External PCI Bus Masters may access the PCI to CPU mailbox interrupt pending register via a RC32334 Target memory or I/O access. This assumes that either the PCI CPU memory space base register or the PCI CPU I/O space base register is set up to allow access to the RC32334 System Controller physical address range base of 0x18000000.

Setting a bit in the PCI to CPU mailbox interrupt pending register by the PCI bus will generate a corresponding interrupt to the CPU bus.

31 4	3	2	1	0	
Reserved	INT3	INT2	INT1	INT0	

Bit	Field Name	Description
31:4	Reserved	
3	Interrupt 3	0 = No interrupt (default) 1 = Interrupt pending
2	Interrupt 2	0 = No interrupt (default) 1 = Interrupt pending
1	Interrupt 1	0 = No interrupt (default) 1 = Interrupt pending
0	Interrupt 0	0 = No interrupt (default) 1 = Interrupt pending

Figure 12.6 PCI to CPU Mailbox Interrupt Pending Register 13 Fields

Table 12.12 PCI to CPU Mailbox Interrupt Pending Register 13 Field Descriptions

# PCI Memory Space [1,2,3] Base Register

Whenever PCI Memory is accessed from the CPU or DMA, the high order 4 bits of the CPU physical address are replaced by bits 31:28 of this register to generate the PCI address.

PCI Memory Base

28 27

31

1

**Register Definitions** 

0 Endianness Swap

Figure 12.7 PCI Memory Space [1,2,3] Base Register

Reserved

Bit	Field Name	Description
31:28	PCI Memory I/O Base	Default to 0 These 4 bits replace the top 4 bits of the CPU physical address
27:1	Reserved	0
0	Endianness Swap	Value Description 1 = Byte swap 0 = No byte swap (default)

### **PCI I/O Base Register**

Whenever I/O space is accessed from the CPU or DMA, the high order 12 bits of the CPU physical address are replaced by bits 31:20 of this register to generate the PCI address.

Note that if compatibility with existing software written for the RC32134 system controller is desired, this register should be programmed with  $0x_88_{--}h$ .

31	8	7	6 2	2 1	0	
PCI I/O Base		Reserved	Size	Reserved	Endianness Swap	

Figure 12.	B PCI I/O	Base Register
------------	-----------	---------------

Bit	Field Name	Description
31:8	CPU Memory or I/O Base	Default value is 0. Up to the top 24 bits translate/replace the top 24 bits of the PCI address with a Local Bus address. The Size Field determines the number of bits to translate/replace.
7	Reserved	Reserved to '0'.

Table 12.14 PCI I/O Base Register Field Descriptions (Part 1 of 2)

### Notes

Bit	Field Name	Description							
6:2	Size	space for th ber of the C All bits great Address Re- greater than and cannot disables the the appropri and cannot the number minimum nu All bits great field are use	Address Space Size. This field indicates the size of the address space for the corresponding PCI base address register and the num- ber of the CPU Memory or I/O Base bits to translate/replace. All bits greater than or equal to Size in the Memory or I/O Base Address Register (BAR) may be modified. Bits less than Size and greater than or equal to bit 4 always return a value of zero when read and cannot be modified. Setting the Size field to a value less than 8 disables the PCI base address register from decoding and causes the appropriate BAR bits to always return a value of zero when read and cannot be modified. One may also view this field as indicating the number of the Most Significant bit to be used in the decode, the minimum number being the 8th upper most significant bit. All bits greater than or equal to Size in the CPU Memory or I/O Base field are used to translate/replace the top bits of the PCI address with a Local Bus address.						
		Value	Description						
		>= 8	Set size to 2 <sup>SIZE</sup>						
		28	Set size to 2 <sup>28</sup>						
		7 to 1	Set size to 0, i.e., disabled						
		7 to 1 1	Set size to 0, i.e., disabled Set size to 0, i.e., disabled (default for BAR2 and BAR4)						
			Set size to 0, i.e., disabled (default for BAR2 and						
1	Reserved	1	Set size to 0, i.e., disabled (default for BAR2 and BAR4) Set size to 2 <sup>28</sup> (default for BAR1 and BAR3)						
1 0	Reserved Endianess Swap	1       0       Reserved to       This bit cont	Set size to 0, i.e., disabled (default for BAR2 and BAR4) Set size to 2 <sup>28</sup> (default for BAR1 and BAR3)						
		1       0       Reserved to       This bit cont	Set size to 0, i.e., disabled (default for BAR2 and BAR4) Set size to 2 <sup>28</sup> (default for BAR1 and BAR3) '0'. rols byte swapping for PCI transactions that map to the						
		1       0       Reserved to       This bit cont       local bus thr	Set size to 0, i.e., disabled (default for BAR2 and BAR4) Set size to 2 <sup>28</sup> (default for BAR1 and BAR3) '0'. rols byte swapping for PCI transactions that map to the ough the BAR register.						

Table 12.14 PCI I/O Base Register Field Descriptions (Part 2 of 2)

#### **New Feature Register**

This register is not present in the Z revision of the RC32334/RC32332 devices. To ensure backwards compatibility, new functionality was provided by adding new registers. Upon system boot-up, this register defaults to provide compatibility with Z revision silicon as follows:

- bit 1 is zero, enabling configuration read cycles to generate an interrupt should a PCI error occur
- bit 0 is zero, enabling bits 23:20 of the PCI Base Register to program higher order bits.

When a config\_read cycle is generated, a PCI error will produce read data as 0xFFFFFFF. With the PCI Config Read Suppress Bus Error bit field set in the PCI New Feature Register, the PCI Interface Controller suppresses the generation of an IPBus Error for Config Read errors and returns the read data as 0xFFFFFFF. Thus, neither a bus error exception to the CPU nor an IPBus error interrupt will occur. Even with this bit set, Non-Config Reads to conventional PCI memory space still signal a CPU bus error.

# **Notes**

**Register Definitions** 

		Figure 12.9	PCI New Feature F	Register	
		1.9010 1210	· ····································		
Bits	Field Name		De	scription	
31:2	Reserved				
1	Config Read Sup-	•			
	press Bus Error	Value	D	Description	
		1	Suppress internal II Config Read errors	PBus error generatior	n on PCI
		0	IPBus Bus Error ge errors (default).	nerated on PCI Confi	ig Read
0	Shift CPU to I/O				
	Base Field	Value	C	escription	
		1		J I/O Base Register Ba to program bits 31:8 ( ).	
		0	field to program bits	ne PCI to CPU I/O Bas s 31:28 (requires the Size Field to be set to	PCI to CPU

Table 12.15 PCI New Feature Register Field Descriptions

# **PCI Target Control Register**

A new register for the Y revision of silicon, PCI Target Control Register, is added at physical address 0x1800\_20A4.

0 31 Refer to Table 12.14 Figure 12.10 PCI Target Control Register

Bits	Field Name		Description					
31	Reserved	Reserved to '	ס'.					
30	Eager Prefetch for BAR4	Eager Prefetch mode. On a Memory Read line or a Memory Read Multiple command decoded by Memory Base Address Register 4 (Bar4), after the initial prefetch, if the Target Read continues without a disconnect and the Target Read FIFO has at least 8 data words empty, then prefetch the next block of data.						
		Value	Description					
		1	Use Eager Prefetch mode.					
		0	Do not use Eager Prefetch mode (default).					
29	Reserved	Reserved to '	D'.					
28	Eager Prefetch for BAR2 <sup>1</sup>	command dec initial prefetch	h mode. On a Memory Read line or a Memory Read Multiple coded by Memory Base Address Register 2 (BAR2), after the a, if the Target Read continues without a disconnect and the FIFO has at least 8 data words empty, then prefetch the nex					
		Value	Description					
		1	Use Eager Prefetch mode.					
		0	Do not use Eager Prefetch mode (default).					
27	Eager Prefetch for BAR1 <sup>1</sup>	r Eager Prefetch mode. On a Memory Read line or a Memory Reac command by Memory Base Address Register 1 (BAR1), after th prefetch, if the Target Read continues without a disconnect and Read FIFO has at least 8 data words empty, then prefetch the ne data.						
		Value	Description					
		1	Use Eager Prefetch mode.					
		0	Do not use Eager Prefetch mode (default).					
26	MWMWI	Memory Write and Memory Write and Invalidate Behavior. In some dependent applications, reducing the target write burst size on the Bus may help balance target read vs. write throughput.						
26								
26								
26		Bus may help	balance target read vs. write throughput.					

Table 12.16 PCI Target Control Register Field Descriptions (Part 1 of 4)

# **Register Definitions**

# Notes

Bits	Field Name		Description						
25:24	Threshold	Threshold for Target Write FIFO. The threshold setting provides hysteresi on the incoming PCI stream, ensuring that PCI burst writes are accepted i 4 or 8 data word increments. Note that the FIFO Threshold takes into account one command/address word FIFO location such that the actual internal FIFO pointer representation is the data word threshold + 1 command/address word.							
		Value	Description						
		3	Reserved.						
		2	Threshold = 8 data words. Wait until at least 8 data words are free in FIFO before accepting any new write commands.						
		1	Threshold == 4 data words. Wait until at least 4 data words are free in FIFO before accepting any new write commands (default).						
		0	No Threshold (Threshold == 1 data word). Wait until at least 1 data word is free in FIFO before accepting any new write commands.						
23	MRML4	-	Memory Read and Memory Line Behavior for Memory Base Address Restricted (BAR4).						
		Value	<b>Description</b>						
		1	Prefetch 8 words on Memory Read and Memory Line target accesses similar to Memory Read Multiple.						
		0	If the BAR for the decoded target Memory Read or Memory Read Line indicates the Prefetchable attribute is enabled, prefetch 4 words (default).						
		Reserved to	201						
22	Reserved								
21	MRML2	Memory Rea ister 2 (BAR	ad and Memory Line Behavior for Memory Base Address Re 2).						
		Value	<b>Description</b>						
		1	Prefetch 8 words on Memory Read and Memory Line target accesses similar to Memory Read Multiple.						
		0	If the BAR for the decoded target Memory Read or Memory Read Line indicates the Prefetchable attribute is enabled, prefetch 4 words (default).						

Table 12.16 PCI Target Control Register Field Descriptions (Part 2 of 4)

# **Register Definitions**

# Notes

Bits	Field Name			Description
20	MRML1		mory Reader 1 (BAR1	d and Memory Line Behavior for Memory Base Address R ).
			Value	Description
		:	1	Prefetch 8 words on Memory Read and Memory Line target accesses similar to Memory Read Multiple.
			0	If the BAR for the decoded target Memory Read or Memory Read Line indicates the Prefetchable attribute is enabled, prefetch 4 words (default).
19	EDT	req con	uest withir npletion. V	rd Timer. When a master does not repeat a delayed read n 2 <sup>15</sup> PCI clock cycles the PCI interface discards the delay When this bit is not set, delayed completions are never dis- that an interrupt may optionally be set when the timer exp
			Value	Description
			1	Discard timer enabled (default).
			0	Discard timer disabled.
		nev Wa	v PCI trans rning: set	/rite FIFO is flushed and the PCI Target Read is issued, al sactions are retried. ting this bit may violate the PCI 2.2 specification see im te in the PCI 2.2 specification Section 3.3.3.3.4.
		'	Value	Description
			1	Retry writes when delayed read.
		(	0	Post writes (default).
		<u> </u>		
	Table 12.16 PC	CI Tar	get Contr	ol Register Field Descriptions (Part 3 of 4)
	Table 12.16 PC	CI Tar	get Contr	ol Register Field Descriptions (Part 3 of 4)
	Table 12.16 PC	CI Tar	get Contr	ol Register Field Descriptions (Part 3 of 4)
	Table 12.16 PC	CI Tar	get Contr	ol Register Field Descriptions (Part 3 of 4)

### Notes

Bits	Field Name		Description				
17:16	Reserved	Reserved to	ʻ0'.				
15:8	DTimer	Disconnect Timer. This field specifies the number of PCI clock cycles th PCI interface will wait between data phases in an access before issuing disconnect. A side effect of a disconnect is that any prefetched data in the Target Read FIFO will be flushed. The PCI 2.2 specification sets the mar mum limit of this timer at 8 PCI clock cycles, but in some systems it may necessary to extend this limit for more optimal performance. The minimu disconnect timer value is four. Values less than four are aliased to four.					
		Value	Description				
		any	PCI Target Interface will wait for subsequent data of an access before issuing a retry.				
		0x08	PCI Target Interface will wait 8 clocks for subsequent data of an access before issuing a retry (default).				
7:0	RTimer	interface will mand is issu timer at 16 F	This field specifies the number of PCI clock cycles the PC wait (to receive the first data of an access) before a retry red. The PCI 2.2 specification sets the maximum limit of th PCI clock cycles, but in some systems it may be necessary imit for more optimal performance.	com- nis			
		Value	Description				
		0xFF- 0x08	PCI Target Interface will wait the specified number of PCI clocks for the first data of an access before issuing a retry.				
		0x10	PCI Target Interface will wait 16 clocks for the first data of an access before issuing a retry. (default).				
		0x08	Minimum value allowed.				
		0x07- 0x00	Reserved				

#### Table 12.16 PCI Target Control Register Field Descriptions (Part 4 of 4)

<sup>1.</sup> To fully utilize the Eager Prefetch mode, the Target disconnect timer (DTimer) should be set high enough to avoid practically all disconnects, and the Master should issue Memory Read Multiple commands using large blocks (for instance 64 words or more).

#### **PCI Arbitration Register**

When the RC32334 PCI is in the host mode, either an internal arbiter or an external arbiter can be selected. The internal arbiter can arbitrate up to four<sup>1</sup> PCI masters, including the RC32334 device itself. When the internal arbiter is used, either a round robin or a fixed priority arbitration scheme can be chosen. If the RC32334 PCI is in the satellite mode, then the external arbiter is always used.

At boot time, in the standard reset boot mode, the PCI Target Not Ready Bit is set. This allows the PCI configuration registers to be written from the CPU and from the PCI side. After initialization, this bit should be cleared so that normal PCI operation, which requires the configuration registers to be in read-only mode, can begin.

Note: Most conventional masters are able to take advantage of Idle Grant Mode enabled.

<sup>1.</sup> Two PCI masters for the RC32332.

### 31 5 4 3 2 1 0 Reserved Arbiter Idle Grant Mode Arbiter Park Mode Enable PCI Target not ready Arbitration Type Arbitration Mode

**Register Definitions** 

### Figure 12.11 PCI Arbitration Register Fields

Bit	Field Name	Description									
31:5	Reserved										
4	Arbiter Idle Grant Mode	rules to without If disabled, the ter withdraws Timeout occ	Grant Mode. If enabled, the Arbiter Idle Grant Mode may draw a Grant during Idle cycles and then Grant a higher he Arbiter will not withdraw a Grant unless the original r s its request, the Master asserts pci_frame_n, or until a urs where 16 PCI clocks occur after a Grant and pci_fra ed by the Master.	priority Master equesting Mas PCI Arbiter							
		Value	Description								
		1	PCI Arbiter Idle Grant Mode Enabled.								
		0	PCI Arbiter Idle Grant Mode Disabled (default).								
	Enable	PCI host mode using an internal arbiter, this bit selects the bus parking mode to park the bus on the last master that was granted access to the bus. If the Arbiter Park Mode is disabled, then the PCI Arbiter will return to Idle when no masters ar requesting the bus.									
		Value	Description	-							
		1	PCI Arbiter Park Mode Enabled.	-							
		0	PCI Arbiter Park Mode Disabled (default).								
2	PCI Target Not Ready		et ready (default if PCI-boot mode is selected) et not ready (default if standard boot mode is selected)								
1	Arbitration Type	0 = Use Internal Arbiter 1 = Use External Arbiter (default)									

Table 12.17 PCI Arbitration Register Field Descriptions

<sup>1.</sup> There is no pci\_req\_n[1] in the RC32332.

# PCI to CPU Memory/IO Space [1,2,3,4] Base Registers

Whenever local CPU memory is accessed via the PCI bus, the upper 4 bits of a PCI address are substituted to create a CPU physical address.

_	31	8	7	6	2	1	0	
	CPU Memory or I/O Base		Reserved	Size		Reserved	Endianness Swap	

Figure 12.12 PCI to CPU Memory/IO Space [1,2,3,4] Base Register

Bit	Field Name		Description					
31:8	CPU Memory or I/O Base	Up to the with a Lo	Default value is 0. Up to the top 24 bits translate/replace the top 24 bits of the PCI address with a Local Bus address. The Size Field determines the number of bits to translate/replace.					
7	Reserved	Reserve	Reserved to 0					
6:2	Size	for the cc CPU Me All bits g Register equal to modified base add bits to all One may nificant b upper m All bits g field are	Space Size. This field indicates the size of the address space prresponding PCI base address register and the number of the mory or I/O Base bits to translate/replace. reater than or equal to Size in the Memory or I/O Base Address (BAR) may be modified. Bits less than Size and greater than or bit 4 always return a value of zero when read and cannot be . Setting the Size field to a value less than 8 disables the PCI dress register from decoding and causes the appropriate BAR ways return a value of zero when read and cannot be modified. / also view this field as indicating the number of the Most Sig- tit to be used in the decode, the minimum number being the 8th post significant bit. reater than or equal to Size in the CPU Memory or I/O Base used to translate/replace the top bits of the PCI address with a s address.					
		Value	e Description					
		28	BAR1: Set size to 2 <sup>28</sup>					
		27	BAR1, BAR2, BAR4: Set size to 2 <sup>27</sup>					
		26	BAR1, BAR2, BAR4: Set size to 2 <sup>26</sup>					
		25	BAR2, BAR4: Set size to 2 <sup>25</sup>					
		1	BAR2, BAR4: Set size 0, i.e., disabled (default for BAR2 and BAR4)					
		0	BAR1: Set size to $2^{28}$ BAR3: Set size to $2^8$ (default for BAR1 and BAR3)					
		Other	All other values are reserved.					
		Summary of PCI BAR Size Decoding Valid Values BAR1: 28 (0), 27, 26 BAR2: 27, 26, 25, or disabled (1) BAR3: 8 (0) BAR4: 27, 26, 25, or disabled (1)						
1	Reserved	Reserve	d to 0					
0	Endianness swap		controls byte swapping for PCI transactions that map to the through the BAR register.					
		Valu	le Description					
		1	Byte swap					
		0	No byte swap (default)					

 Table 12.18
 PCI to CPU Memory/IO Space [1,2,3,4]
 Base Register Field Descriptions

### **PCI Configuration Address Register**

31	30	24	23	16	15	11	10 8	7 2	: 1	0
Enable bit	Reserved		Bus Number		Device Number		Function Number	Register Number	0	0

**RC32334 PCI Configuration Registers** 

#### Figure 12.13 PCI Configuration Address Register Fields

Bit	Field Name	Description						
31	Enable Bit	0 = Disabled <sup>1</sup> 1 = Enabled						
30:24	Reserved							
23:16	Bus Number	PCI bus number						
15:11	Device Number	PCI device number. <sup>2</sup> Asserts pci_ad[31:11] for device numbers 0x15 through 0x01.						
10:8	Function Number	PCI function number						
7:2	Register Number	PCI configuration register address						
1:0		Hardwired to 00						

Table 12.19 PCI Configuration Address Register Field Descriptions

<sup>1.</sup> If the enable bit is illegally disabled (because there is no analogous PC-AT I/O address space in the MIPS architecture) then the PCI target state machine is fully reset.

<sup>2.</sup> Device number 0 refers to the RC32334's host device (which is itself).

# **PCI Configuration Data Register**




Figure 12.14 PCI Configuration Data Register Field

Bit	Field Name	Description
31:0	Data	Data value of configuration read/write access

Table 12.20 PCI Configuration Data Register Field Description

# **RC32334 PCI Configuration Registers**

The PCI Configuration Space is described in this section. Table 12.21 shows the bits used, the read/ write status, and the base address of each register. Shaded registers are read-only registers after being loaded and areas with x's are 'don't-cares'. Each of the registers is described in the sections following this table.

These shaded read-only registers can be written (where applicable and allowed) by the CPU by first enabling the PCI Target Not Ready bit in the PCI Arbitration Register and then following this two-step procedure:

- 1. Write the PCI Configuration Register Address as a pointer into the Register Number Field of the PCI Configuration Address Register.
- 2. Write the data to the PCI Configuration Data Register.

The non-shaded status and read/write registers in Table 12.21 may only be read or written by the CPU when the PCI Interface Controller is configured to be in Host Mode. When the PCI Interface Controller is configured to be in Satellite Mode, the non-shaded status and read/write registers may only be read by the

CPU by first enabling the PCI Target Not Ready bit in the PCI Arbitration Register and then following the two step pointer/data procedure listed in the paragraph above. In Satellite Mode, the non-shaded status and read/write registers may never be cleared or written by the CPU.


During a Configuration Register access or other access that results in an error—for example, an undecoded access to an empty PCI slot—the PCI controller will return the data value 0xFFFFFFF to the CPU. A BusError will also result unless masked by the Internal BIU BusError Control bits for CPU and IP accesses. Typically, during empty slot polling, the Internal BIU BusError Control Register's bit 7 (BusError Exception Disable) can be disabled. This will prevent a CPU exception from being generated, and the BusError interrupt can be handled/ignored by the Expansion Interrupt Controller.

		Used		Address			
31	16	15	0				
Ε	Device ID	Venc	lor ID	00h			
	Status	Com	mand	04h			
	Class Code		Revision ID	08h			
BIST	Header Type	Master Latency Timer	Cacheline Size	0Ch			
	Memory/IO B	ase Address 1		10h			
	Memory/IO Base Address 2						
	Memory/I/O Base Address 3						
	Memory/IO Base Address 4						
XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	20h			
XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	24h			
XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	28h			
Sul	osystem ID	Subsystem	Vendor ID	2Ch			
XXXXXXXX	XXXXXXXX	XXXXXXXX	XXXXXXXX	30h			
	Rese	erved		34h			
	Rese	erved		38h			
Max_Lat	Min_Gnt	Interrupt Pin	Interrupt Line	3Ch			
F	Reserved	Retry Timeout Value	TRDY Timeout Value	40h			
	Rese	erved	1	44h-FFh			

#### Table 12.21 RC32334 PCI Configuration Registers


#### Vendor ID Register

This read/write register specifies the vendor of this device. This register must be set to 111Dh.



#### **Device ID Register**

This read/write register specifies the ID to identify this device. On the RC32332 it is recommended that the PCI Device ID be written as 0205h, either through the configuration register interface or, if in the PCI Boot Mode, through the PCI Boot EEPROM. Using the recommended value will distinguish the controller from the RC32334. The default for the RC32332 is 204h, the same value as the RC32334.



Bit	Description	Reset
31:15	Device ID	0x0204h <sup>1</sup>

Table 12.23 Device ID Address Field Description

<sup>1.</sup> 0x0205h for the RC32332.

#### **PCI Command Register**

The PCI command register is a read/write register that provides protocol control to generate and respond to PCI cycles. Note that system errors typically occur due to address or data parity errors. However, if a target access occurs that is undecoded by the local memory bus, a system error will also occur, which is generally only recoverable by the master aborting its retries and resetting the RC32334.

15	10	9	8	7	6	5	4	3	2	1	0	
Reser		Fast Back-to-Back Master Enable	System Error Enable	Reserved	Parity Error Enable	Reserved	MWINV	Reserved	Enable Bus Master	Memory Access	I/O Access	

Bit	Description	Reset
15:10	Reserved	0h
9	Fast Back-to-Back Master Enable	0h
8	System Error Enable	0
7	Reserved	
6	Parity Error Enable	0
5	Reserved	
4	Memory Write and Invalidate Enable (MWINV). Allows Master write and invali- date operations if the Cacheline Size Configuration Register is nonzero and a burst write is issued from the DMA or CPU.	0
3	Reserved	
2	Bus Master Enable When PCI Boot mode option is selected at reset, PCI Master Enable Bit can be written to by the PCI Host because the PCI Target Not Ready bit (PCI Arbitration Register bit 2) is cleared when the PCI Boot mode option is selected at reset.	0
1	Memory Access Enable	0
0	I/O Access Enable	0

Figure 12.17 PCI Command Register

Table 12.24 Command Register

#### **PCI Status Register**

The PCI Status register reports the status of operations on the PCI bus. It also indicates the **PCI\_DEVSEL#** timing that has been selected. If the Arbitration Register PCI Target Not Ready bit is set, then the 66MHz-Capable Flag (as well as other read-only flags) may be written.

**Note:** Except for bit 5, this is a register with a mixture of clearable status bits and read-only bits. Updates of bit 5 should be done through a read (other read-only bits), mask (status bits), modify, and write series of operations.

15	14	13	12	11	10 9	8	7	6	5	4 0	
Detect Error	Signaled System Error	RX Master Abort Status	Rx Target Abort Status	Signaled Target Abort Status	Device Select Timing	Data Parity Error Detected	Fast BK2BK Capable Status Flag	Reserved	66 MHz-Capable Status Flag	Reserved	


Bit	Description	Reset	Туре
15	Detect Parity Error	0	Status
14	Signaled System Error	0	Status
13	Received Master Abort Status. Set when PCI Master terminates a Host-to-PCI transaction with a Master Abort.	0	Status
12	Received Target Abort Status. Set when the core initiates a PCI transaction and it is terminated by the Target.	0	Status
11	Signaled Target Abort Status	0	Status
10:9	Device Select Timing. Indicates timing of <b>PCI_DEVSEL#</b> when the core responds to a PCI transaction as a Target.	01	RO
8	Data Parity Detected	0	Status
7	Fast Back-to-Back Capable Status Flag.	1	RO
6	Reserved	0	RO
5	66 MHz-Capable Status Flag. Application software can set this bit to indicate the PCI interface can be operated at 66MHz.	1	Write/Read
4:0	Reserved	0h	RO

#### Figure 12.18 PCI Status Register

Table 12.25 Configuration PCI Status Register

#### **Device Revision Identification Register**

This read-only register contains the current revision identifier for this device.



79RC32334/332 User Reference Manual

### **Class Code Register**

31

The Class Code register contains a code value identifying the generic function of this device. The codes listed in Table 12.28 duplicate PCI 2.2 Specification.

Class Code Value

#### Figure 12.20 Class Code Register

Bit	Description	Reset
31:8	Class Code value	000000h


Base Class	Device type
00h	Device built before standardized definition of class codes
01h	Mass storage controller
02h	Network controller
03h	Display controller
04h	Multimedia device
05h	Memory controller
06h	Bridge device
07h	Simple communication controllers
08h	Base system peripherals
09h	Input devices
0Ah	Docking stations
0Bh	Processors
0Ch	Serial bus controllers
0Dh - FEh	Reserved
FFh	Device does not fit in any designated class

#### Table 12.27 Class Code Register Field Description

Table 12.28 Class Code Definitions

#### **Cacheline Size**

The cacheline size register specifies the system cacheline size in units of 32-bit words. It allows Master write and invalidate operations if the PCI Command Register MWINV bit is set and a burst write is issued from the DMA or CPU.



8

The PCI system requirements specify that the cacheline size must default to 0 at reset time. The RC32334 requires that the maximum cacheline size be no greater than 4.


**RC32334 PCI Configuration Registers** 

Bit	Description	Reset
7:0	Cacheline Size	00h

Table 12.29 Configuration Cacheline Size Field Description

#### **Master Latency Timer Register**

The Master Latency Time Register is an 8-bit read/write register that controls the amount of time that the core, as a bus Master, can perform burst transfers if another Master requests the bus. The two least significant bits are hardwired to zero, allowing interval changes in increments of four clocks.




Bit	Description	Reset
15:10	Master Latency Timer Count Value This register sets the minimum number of PCI clock cycles that the core will be guaranteed access to the PCI bus. After the count has expired the core will surrender the PCI bus as soon as other PCI Master devices are granted the bus by the arbiter.	00h
9:8	Reserved: Hardwired to 0.	0h

#### Figure 12.22 Master Latency Timer Register Fields

#### Table 12.30 Master Latency Timer Register Field Descriptions

### **Header Type**

Header Type is defined in Section 6.2.1 of the PCI 2.1 Specification.



	Bit	Description	Reset
Ē	23:16	Built in self test, hardwired to 0	00h

Table 12.32 BIST Register Field Description

### PCI Memory/IO Base Address [1,2,3,4] Registers

This register contains the base address (BAR1-4) through which the PCI memory space is accessed. BARS1, 2, and 4 are memory base addresses by default; BAR3 is an I/O base address by default.

31 8 7	4	3	2 1	0	
Memory Base or I/O Base Reserve	əd	Ρ	Width	I/0	
				للسعف	

Figure 12.25 PCI Memory/IO Base Address [1,2,3,4] Register

Bits		Description	Reset
31:8	Memory or I/	O Base Address	000000h
7:4	Reserved		Oh
3	Prefetchable	(hardwired to prefetchable).	1
	Value	Description	
	1	Prefetchable (hardwired default)	
	0	Not prefetchable (reserved)	
2:1	Port Bus Wie	th. Hardwired to indicate 32 bit width.	00b
0	I/O Space vs	s. Memory Space (hardwired to Memory space).	0
	Value	Description	
	1	I/O Space (reserved)	
	0	Memory Space (hardwired default)	

Table 12.33 Memory/IO Base Address Register 1 (BAR1) Field Description

Bits		Description	Reset
31:8	Memory or I	O Base Address	000000h
7:4	Reserved		Oh
3	reads, incluc Line, will feto	b. Note that if Not prefetchable is selected, then all types ling Memory Read, Memory Read Multiple, and Memory ch 1 word at a time on the Local Bus to fulfill the exact nu uired for the read.	Read
	Value	Description	
	1	Prefetchable	
	0	Not prefetchable (default)	
2:1	Port Bus Wie	dth. Hardwired to indicate 32 bit width.	00b
0	I/O Space vs	s. Memory Space (hardwired to Memory Space)	0
	Value	Description	
	1	I/O Space (reserved)	
	0	Memory Space (hardwired default)	

#### Table 12.34 Memory/I/O Base Address Registers 2 and 4 (BAR2,4) Field Description

Bits		Description	Reset
31:8	Memory or I/	O Base Address	000000h
7:4	Reserved		Oh
3	Prefetchable	e (hardwired to Not prefetchable)	0
	Value	Description	
	1	Prefetchable (reserved)	
	0	Not prefetchable (hardwired default)	
2:1	Port Bus Wie	th. Hardwired to indicate 32 bit width.	00b
0	I/O Space vs	1	
	Value	Description	
	1	I/O Space (hardwired default)	
	0	Memory Space (reserved)	

#### Table 12.35 Memory/I/O Base Address Register (BAR3) Field Description

### **Subsystem Vendor ID**

This read/write register identifies the vendor of the subsystem where the PCI device resides.

15		0
	Subsystem Vendor ID	
	Figure 12.26 Subsystem Vendor ID Register	

**RC32334 PCI Configuration Registers** 

riguie	12.20	Subsystem	Venuor	ID IVEGISIEI	

Bit	Description	Reset
15:0	Subsystem Vendor ID	0000h

Table 12.36 Subsystem Vendor ID Field Description

#### **Subsystem ID**

This read/write register identifies the subsystem where the PCI device resides.

31	11	ò
	Subsystem ID	

Figure 12.27 Subsystem ID Register

Bit	Description	Reset
31:16	Subsystem ID	0000h

Table 12.37 Subsystem ID Field Description

#### **Interrupt Line Register**

The interrupt line register contains the interrupt line to which the controller core is currently connected.




Figure 12.28 Interrupt Line Register

Bit	Description	Reset
7:0	Identifies the interrupt line register to which the core is connected	00h

Table 12.38 Interrupt Line Register Field Description

### **Interrupt Pin Register**

15

This register contains the interrupt pin that the device uses.

Interrupt Pin Register

Figure 12.29 Interrupt Pin Register

8

This register specifies how long a burst period the device needs.       16         23       16         MIN_GNT Register         Bit       Description       Ref         Ref         Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2"         Bit       Description       Ref         Colspan="2">Colspan="2"         This register specifies how often the device needs to gain access to the PCI bus.         31       24         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description         Ref         State sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 µS.       0         Table 12.41 MAX_LAT Register field Description         TRDY Timeout Value         This register sets the length of time in PCI clocks that the controller core, as master, will wait for TI Note: If this register is set to 0, the number of clocks that the Master waits for TRDY Timeou infinite.         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description	Reset	Bi	
AIN_GNT Register       This register specifies how long a burst period the device needs.       16         23       MIN_GNT Register       16         Figure 12.30 MIN_GNT Register         Bit       Description         Register         Bit       Description         Register         Bit       Description         AAX_LAT Register         This register specifies how often the device needs to gain access to the PCI bus.         31       24         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description       Register         31/2       24         MAX_LAT Register         Bit       Description       Register sets to PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 µS.       0         Table 12.41 MAX_LAT Register field Description         REGY Timeout Value         Table 12.41 MAX_LAT Register field Description         FIGUP 11.22 TRDY Timeout Value Register         Figure 12.32 TRDY Timeout Value Register	rice uses 00h	15:8	
23       16         MIN_GNT Register         Figure 12.30 MIN_GNT Register         Bit       Description       Register         23.16       Identifies length of burst period, assuming a 33 MHz clock. Units are 0.25 µS.       00         Table 12.40 MIN_GNT Register Field Description         MAX_LAT Register         31       24         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description       Register 24         MAX_LAT Register         Bit       Description       Register 24         Table 12.41 MAX_LAT Register         Bit       Description       Register is a to 0, the number of clocks that the Controller core, as master, will wait for TI         Note: If this register is set to 0, the number of clocks that the Master waits for TRDY Timeou infinite.         7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description         Register of PCI clocks that core as Master will wait for TRDY. The setting must be greater	Field Description		
23       16         MIN_GNT Register         Figure 12.30 MIN_GNT Register         Bit       Description       Register         23.16       Identifies length of burst period, assuming a 33 MHz clock. Units are 0.25 µS.       00         Table 12.40 MIN_GNT Register Field Description         MAX_LAT Register         31       24         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description       Register 24         MAX_LAT Register         Bit       Description       Register 24         Table 12.41 MAX_LAT Register         Bit       Description       Register is a to 0, the number of clocks that the Controller core, as master, will wait for TI         Note: If this register is set to 0, the number of clocks that the Master waits for TRDY Timeou infinite.         7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description         Register of PCI clocks that core as Master will wait for TRDY. The setting must be greater			
MIN_GNT Register         Figure 12.30 MIN_GNT Register         Bit       Description       Rem         23:16       Identifies length of burst period, assuming a 33 MHz clock. Units are 0.25 μS.       00         Table 12.40 MIN_GNT Register Field Description         MAX_LAT Register         31       24         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description       Rem         Bit       Description       Rem         This register sets the length of time in PCI clocks that the controller core, as master, will wait for TI         Note: If this register is set to 0, the number of clocks that the Master waits for TRDY Timeout infinite.         7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description       Rem         7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description       R	1000S.		
Figure 12.30 MIN_GNT Register         Bit       Description       Ref         23:16       Identifies length of burst period, assuming a 33 MHz clock. Units are 0.25 μS.       00         Table 12.40 MIN_GNT Register Field Description         MAX_LAT Register       01         MAX_LAT Register Field Description         MAX_LAT Register       This register specifies how often the device needs to gain access to the PCI bus.         31       24         MAX_LAT Register       Figure 12.31 MAX_LAT Register         Bit       Description         Ref         31:24       Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 µS.       0         Table 12.41 MAX_LAT Register         IRDY Timeout Value         0         Table 12.41 MAX_LAT Register field Description         IRDY Timeout Value         0         Table 12.41 MAX_LAT Register field Description         IRDY Timeout Value         1         ITDY Timeout Value         7         0         TRDY Timeout Value		23	16
Bit       Description       Residual         23:16       Identifies length of burst period, assuming a 33 MHz clock. Units are 0.25 μS.       00         Table 12.40 MIN_GNT Register Field Description         MAX_LAT Register         MAX_LAT Register Specifies how often the device needs to gain access to the PCI bus.         31       24         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description         Register         Table 12.41 MAX_LAT Register         Bit       Description         Register sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 µS.       0         Table 12.41 MAX_LAT Register field Description         TRDY Timeout Value         O         Table 12.41 MAX_LAT Register field Description         TRDY Timeout Value         O         Table 12.41 MAX_LAT Register field Description         TRDY Timeout Value         O         TRDY Timeout Value         O         TRDY Timeout Value Register			
23:16       Identifies length of burst period, assuming a 33 MHz clock. Units are 0.25 μS.       00         Table 12.40 MIN_GNT Register Field Description         MAX_LAT Register         This register specifies how often the device needs to gain access to the PCI bus.         31       24         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description         Register field Description         This register of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 μS.       0         Table 12.41 MAX_LAT Register field Description         TRDY Timeout Value         TRDY Timeout Value         O         TRDY Timeout Value         O         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit         Description         Register is set to 0, the number of clocks that the Master waits for TRDY Timeou infinite.         Figure 12.32 TRDY Timeout Value Register         Bit       Description         Register of PCI clocks that core as Master will wait for TRDY. The setting must	Register		
Table 12.40 MIN_GNT Register Field Description         MAX_LAT Register         This register specifies how often the device needs to gain access to the PCI bus.         31         MAX_LAT Register         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description       Re         31:24       Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 μS.       0         Table 12.41 MAX_LAT Register field Description         TBUE Timeout Value         Tible 12.41 MAX_LAT Register field Description         TBUE Timeout Value         Table 12.41 MAX_LAT Register field Description         TBUE Timeout Value         This register sets the length of time in PCI clocks that the controller core, as master, will wait for TRDY Timeou infinite.         7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description         Register of PCI clocks that core as Master will wait for TRDY. The setting must be greater         801         Sets number of PCI		Bit	Reset
Table 12.40 MIN_GNT Register Field Description         MAX_LAT Register         This register specifies how often the device needs to gain access to the PCI bus.         31         MAX_LAT Register         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description       Re         31:24       Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 μS.       0         Table 12.41 MAX_LAT Register field Description         TBUE Timeout Value         Tible 12.41 MAX_LAT Register field Description         TBUE Timeout Value         Table 12.41 MAX_LAT Register field Description         TBUE Timeout Value         This register sets the length of time in PCI clocks that the controller core, as master, will wait for TRDY Timeou infinite.         7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description         Register of PCI clocks that core as Master will wait for TRDY. The setting must be greater         801         Sets number of PCI		:16 Identifies ler	00h
MAX_LAT Register         This register specifies how often the device needs to gain access to the PCI bus.         31       24         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit         Description         Re         31:24       Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 μS.       0         Table 12.41 MAX_LAT Register field Description         RPOY Timeout Value         Tibs register sets the length of time in PCI clocks that the controller core, as master, will wait for TRDY Timeou infinite.         7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description         Re:         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description         Re:         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater         80         TRDY Timeout Value       80			
This register specifies how often the device needs to gain access to the PCI bus.         31       24         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit         Description         Re         31:24       Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 µS.       0         Table 12.41 MAX_LAT Register field Description         TRDY Timeout Value         This register sets the length of time in PCI clocks that the controller core, as master, will wait for TRDY Timeou infinite.         7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description         Re:         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.       8			
31       24         MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description       Re         31:24       Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 µS.       0         Table 12.41 MAX_LAT Register field Description         TRDY Timeout Value         7       0         7       0         Figure 12.32 TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit         Description         Re:         7.0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.		X_LAT Reg	
MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description       Re         31:24       Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 µS.       0         Table 12.41 MAX_LAT Register field Description         TRDY Timeout Value         Timeout Value         Timeout Value         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description         Re:         7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description         Re:         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.       8	access to the PCI bus.	This register spec	
MAX_LAT Register         Figure 12.31 MAX_LAT Register         Bit       Description       Re         31:24       Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 µS.       0         Table 12.41 MAX_LAT Register field Description         TRDY Timeout Value         Timeout Value         TRDY Timeout Value         7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description         Re:         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.       8/		31	24
Figure 12.31 MAX_LAT Register         Bit       Description       Re         31:24       Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 μS.       0         Table 12.41 MAX_LAT Register field Description         TRDY Timeout Value         This register sets the length of time in PCI clocks that the controller core, as master, will wait for TF Note: If this register is set to 0, the number of clocks that the Master waits for TRDY Timeou infinite.         7       0         TRDY Timeout Value       0         Figure 12.32 TRDY Timeout Value Register         Figure 12.32 TRDY Timeout Value Register         Figure 12.32 TRDY Timeout Value Register         81t         Description         Res         7:0         Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.			
Bit         Description         Re           31:24         Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 μS.         0           Table 12.41 MAX_LAT Register field Description           TRDY Timeout Value           This register sets the length of time in PCI clocks that the controller core, as master, will wait for TRDY Timeo infinite.           7         0           TRDY Timeout Value         0           7         0           Figure 12.32 TRDY Timeout Value         0           Figure 12.32 TRDY Timeout Value Register           Bit           7:0         Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.			
Bit         Description         Re           31:24         Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 μS.         0           Table 12.41 MAX_LAT Register field Description           TRDY Timeout Value           This register sets the length of time in PCI clocks that the controller core, as master, will wait for TRDY Timeo infinite.           7         0           TRDY Timeout Value         0           7         0           Figure 12.32 TRDY Timeout Value         0           Figure 12.32 TRDY Timeout Value Register           Bit           7:0         Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.	Pagistor		
31:24       Sets value of MAX_LAT. See PCI 2.1 specification Section 6.2.4 for details. Units are 0.25 μS.       0         Table 12.41 MAX_LAT Register field Description <b>TRDY Timeout Value</b> This register sets the length of time in PCI clocks that the controller core, as master, will wait for TF         Note: If this register is set to 0, the number of clocks that the Master waits for TRDY Timeo infinite.         7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         8it         Description         Register of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.	Vegislei		
Table 12.41 MAX_LAT Register field Description         TRDY Timeout Value         This register sets the length of time in PCI clocks that the controller core, as master, will wait for TR Note: If this register is set to 0, the number of clocks that the Master waits for TRDY Timeo infinite.         7       0         TRDY Timeout Value       0         Figure 12.32 TRDY Timeout Value Register         Bit       Description         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.       80		Bit	Rese
<b>TRDY Timeout Value</b> This register sets the length of time in PCI clocks that the controller core, as master, will wait for TR Note: If this register is set to 0, the number of clocks that the Master waits for TRDY Timeou infinite.         7       0         TRDY Timeout Value       0         Figure 12.32 TRDY Timeout Value Register         Bit       Description       Register         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.       80	on 6.2.4 for details. Units are 0.25 µS.	:24 Sets value of	00h
TRDY Timeout Value         This register sets the length of time in PCI clocks that the controller core, as master, will wait for TF         Note: If this register is set to 0, the number of clocks that the Master waits for TRDY Timeou infinite.         7       0         TRDY Timeout Value       0         Figure 12.32 TRDY Timeout Value Register         Bit       Description       Register         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.       80	ield Description		
This register sets the length of time in PCI clocks that the controller core, as master, will wait for TF         Note:       If this register is set to 0, the number of clocks that the Master waits for TRDY Timeo infinite.         7       0         TRDY Timeout Value       0         Figure 12.32 TRDY Timeout Value Register         Bit         Description         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.			
Note:       If this register is set to 0, the number of clocks that the Master waits for TRDY Timeo infinite.         7       0         TRDY Timeout Value       0         Figure 12.32 TRDY Timeout Value Register         Bit       Description         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.       80	oontrollor ooro, oo maataa will wata		
infinite.          7       0         TRDY Timeout Value       0         Figure 12.32 TRDY Timeout Value Register         Figure 12.32 TRDY Timeout Value Register         Bit       Description       Register         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.       80		i nis register sets	
7       0         TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description       Resident Colspan="2">Resident Colspan="2">Resident Colspan="2">Resident Colspan="2">Resident Colspan="2">Resident Colspan="2">Resident Colspan="2">Resident Colspan="2">Resident Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2"Colspan="	is that the Master waits for TRDY T	<b>NI</b> ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) (	imeout is
TRDY Timeout Value         Figure 12.32 TRDY Timeout Value Register         Bit       Description       Register         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.       80			
Figure 12.32 TRDY Timeout Value Register         Bit       Description       Res         7:0       Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.       80			0
Bit         Description         Res           7:0         Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.         80		infinite.	
7:0 Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.		infinite.	
7:0 Sets number of PCI clocks that core as Master will wait for TRDY. The setting must be greater than or equal to 16. Settings of 15-0 are reserved.	alue Register	infinite.	
than or equal to 16. Settings of 15-0 are reserved.	/alue Register	infinite.	
Table 12.42 TRDY Timeout Value Field Description	/alue Register	infinite.	Reset
		infinite. 7 <b>Bit</b> Sets numbe	
	or TRDY. The setting must be greater	infinite. 7 <b>Bit</b> Sets numbe	Reset
	or TRDY. The setting must be greater	infinite. 7 <b>Bit</b> Sets numbe	Reset

79RC32334/332 User Reference Manual

#### **Retry Timeout Value**

This register sets the maximum number of times the controller, as master, will retry. If the Retry Timeout Value is reached, a PCI Master Read or Write Error interrupt will occur in PCI Controller Interrupt Pending Register 11, bit 1 or bit 0.

The combined value (in nsec) of the Retry Timeout multiplied by TRDY Timeout must be smaller than the IPBus Timeout Value (in nsec). This ensures that PCI FIFO's are properly re-aligned on timeout errors. For additional information, refer to the BusError Address Register section in Chapter 8 and the Base Address Register 5 (Table 16.7) in Chapter 16.




Figure 12.33 Retry Timeout Register

Bit	Description	Reset
15:8	Sets number of retries that the core as Master will perform. <sup>1</sup>	80h

#### Table 12.43 Retry Timeout Value Field Description

 $^{1.}$  For example, assume 133MHz CPU, 33MHz PCI, and 1/2 system clock. If TRDY Timeout = 40 nsec and Retry Timeout = 40 nsec, then PCI Timeout = 124 µsec. and IPBus Timeouts should be greater than (124 µsec \* 133MHz / 2) which should be greater than 2079h. Note that the CPU and IPBus Timers use the IPBus system clock which is typically 1/2 the frequency of the CPU pipeline clock.

For PCI systems capable of stopping the clock, the CPU Bus Timeout, IPBus Timeout, and the Watchdog Timeout timers must be disabled, so that the PCI clock can be restarted after an arbitrary delay. Alternatively, if the system design allows, the CPU could be signalled to <u>not</u> issue PCI Master transactions or a PCI reset could be issued when the PCI clock is stopped. Such a signal or reset would allow the CPU to continue operation while the PCI clock is stopped.

On PCI Master Write errors, the DMA engine is decoupled from the PCI interface via a master write FIFO. For example, if the PCI Master Write Error occurs due to a TRDY/Retry Timeout, the PCI Write FIFO is then flushed so that pending writes can be aborted. However, the DMA engine may have stored or continue to store additional writes after the initial error. Thus, in general, the PCI Master Write Error Interrupt service routine should note the PCI error and, if appropriate, restart the DMA engine from the point of the error.

# **DMA Controllers**



Notes

# Introduction

Four general purpose DMA channels move data between source and destination resources such as system memory, PCI or external I/O devices (8-,16-,or 32-bit I/O devices are treated as memory-mapped word-aligned devices). Using a flexible, memory-based descriptor structure, any of the four channels efficiently support "scatter/gather" capability. The RC32334 DMA supports byte, half-word (16-bit), word, and quad-word burst transfers that can cross over quad-word boundaries and are then automatically split into single-word transfers until a quad-word boundary is reached. The DMA controller also automatically prevents burst transfers from crossing SDRAM page boundaries and supports little- or big-endian data conversions.

To initiate<sup>1</sup> a DMA transfer, the CPU configures the Status, Source Address, Destination Address and Next Descriptor Address registers with the memory address, PCI bus address, read-write transfer direction, boundary crossing points, end-of-transfer interrupt enable, and transfer enable information. Once configured, the controller arbitrates for the memory and PCI bus and performs data transfers to or from memory without host CPU intervention.

Throughout this chapter, the following terms are used as defined below:

Transfer — refers to the cumulative data that is moved via the entire descriptor chain.

Transaction — pertains to data that is transferred per descriptor block.

# **List of Features**

- Four general purpose DMA channels
- Flexible descriptor based operation
- Memory-to-memory and memory-to-peripheral transfers
- Supports quad-word burst transfer
- Supports last partial word transfer
- Supports Endianness swapping
- Programmable DMA bus transaction burst size (1, 2, 4 or 16 bytes)

#### **DMA Enhancements in Y Silicon Revision**

The DMA controller is one of the modules that has been enhanced in the Y revision of the silicon. Table 13.1 outlines some of the significant differences between the Z and Y revisions. For more information on the differences between the silicon revisions, refer to Application Note AN-350, RC32334/RC32332 Differences Between Z and Y Revisions, and to the RC32334/RC32332 Device Errata, both posted on IDT's web site at www.idt.com.

1.Although any of RC32334's four DMA channels can be used for PCI master initiator reads or writes, channels 2 and 3 are recommended, because of the presence of the optional dma\_ready\_n pins for channels 0 and 1. Note that the RC32332 only includes the dma\_ready\_n signal for channel 0.

Function	Z Revision	Y Revision	Comments
Readability of DMA status registers	Not readable	Readable during active channel oper- ation provided this function is enabled.	
Memory to PCI transfer behavior	Bus requested immedi- ately when a memory controller has data to be transferred to the PCI module	Internal bus only requested once PCI master FIFO has enough space to accept transfer.	Reduces lock ups of the inter- nal bus.
Priority of PCI DMA	Highest priority	Option to move this to lower priority level	Original user manual covering the Z revision incorrectly stated that PCI DMA was con- figured for lowest priority. Low- est priority level potentially useful for applications demanding high memory to memory performance but with relatively low PCI bandwidth requirements.

Table 13.1 DMA Differences Between Z and Y Revisions

Two new fields, shown in Table 13.2, have been added to the Configuration Register.

Bits	Field Name		Description
29	New Feature Mode		
		Value	Description
		1	New Feature mode: Adds Status Register readabil- ity.
		0	backward compatibility mode
20 SDRAM to PCI Arb Algorithm	SDRAM to PCI	Arbitration Algorithm	
		value	Description
		1	Description SDRAM to PCI write Arbitration waits for 4 words free or 1 word free in PCI Master TX FIFO depending on the burst size of the transfer.

Table 13.2 New Fields in DMA Configuration Register

# **Block Diagram**

Functional units of the DMA device are shown in Figure 13.1.




Figure 13.1 Diagram of DMA General Block with IP Bus Interface

# **DMA Operations**

The RC32334 has four general purpose DMA channels to transfer data between memory, I/O and PCI. Channels 2 and 3 are recommended for use of PCI Initiated read/write. 8/16/32 bit I/O devices are treated as memory mapped word aligned devices.

The RC32334 DMA supports byte, half-word (16-bit), word, and quad-word burst transfer modes. Quad-word burst transfers that cross over quad-word boundaries are automatically split into single word transfers till a quad-word boundary is reached. The DMA automatically prevents burst transfers from crossing page boundaries.

The flexible descriptor structure allows the DMA controller to efficiently perform data transfers to or from memory without host CPU intervention. Each DMA channel has four registers to hold the current descriptor information. These are the status, source address, destination address and the next descriptor address registers. The functions of these registers are described later in the register definition section.

To begin a DMA transfer, the EnDMACh bit (bit 31 of the Configuration register) must first be set to 1 and the Base Descriptor Address register set to point to the first descriptor of a chain of descriptors in memory. The last descriptor in this chain is a dummy and as such is not affiliated with any valid data, but it is required to aid in terminating the DMA transfer. The status field of this dummy descriptor is set to 0, which sets the DMAOwn bit to 0.

The DMA loads the first descriptor from memory into its internal registers. The data transferred from the source device in to an internal FIFO and from this internal FIFO to the destination device. A DMA done interrupt can be generated. For this the user needs to set DMADnInt bit to 1, (i.e., bit 27 of the status register) for each transaction to tell the host that the current transaction has completed. The DMA will proceed to load the next descriptor via the address in the next descriptor address register to start a new transaction. This will continue until a dummy descriptor is detected in the chain.

The DMAOwn bit informs the DMA if the current descriptor is a valid data transaction descriptor. The LastDesc bit (bit 28 of the status register) informs the DMA if the current descriptor is the last valid data descriptor. If the DMA detects the dummy descriptor (i.e., when the DMAOwn bit is set to 0) the DMA will exit. However, if the DMA detects the dummy descriptor and does not detect the last valid data descriptor beforehand, then the DMA will exit but will generate a DMA\_not\_owner interrupt via the external interrupt\_n[2] pin. Please see Figure 13.2 for a detailed diagram of a DMA transfer configuration.

The RC32334 DMA internally supports byte swapping between little endian and big endian devices, which bridges the compatibility problems between two systems with different endianness. The RC32334 DMA supports last partial word accesses in any mode by generating the appropriate byte enable signal for the last partial data. In this way, a transfer of any byte length can occur in any DMA mode.

Two DMA modes (ready and done) are available for data transfer when accessing slow I/O devices. In the ready mode, when a slow I/O device is ready, the slow device asserts the dma\_ready\_n pin (low active) to initiate the data transfer. In the done mode, when a slow I/O device is done, the slow device asserts the dma\_ready\_n pin to signal to the DMA that the slow device is done receiving the current data. In both modes, the slow I/O device can keep the dma\_ready\_n pin de-asserted (high) if the slow device is not ready. This holds the DMA engine in the current state and does not start a new data transfer. Only DMA channels 0 and 1 have the dma\_ready\_n pins, so only these channels may be used to transfer data to or from slow I/O devices.

The DMA module includes a option (enabled via bit 20 in the configuration register) to allow SDRAM to PCI DMA transfers to occur without locking up the internal bus. When enabled, the bus is only requested once the PCI Master TX FIFO has enough space to accept the transfer. This feature is specifically designed to improve SDRAM to PCI transfers. However the read operation may occur from any type of memory, including that located on the local bus. Note that when this mode of operation is selected, the user must set up descriptors for that channel such that all destination addresses point to the memory space mapped to the PCI Master TX FIFO. If incorrectly configured, unnecessary delays may occur, since the arbitration for that channel will always check the PCI Master TX FIFO status, without checking whether the destination address resides in the PCI Master TX FIFO range or (for example) SDRAM memory. Thus, for example, if the destination is SDRAM memory, the PCI TX FIFO may be full due to an independent access from the CPU or other DMA channel. This would delay the SDRAM access, even though it is independent from the PCI Master TX transaction.

### **Endianness Swapping**

The RC32334 DMA internally supports byte swapping between little-endian and big-endian devices, which bridges the compatibility issues that occur between two systems with different endianness. The RC32334 DMA supports last partial word accesses in any mode by generating the appropriate byte enable signal for the last partial data. In this way, a transfer of any byte length can occur in any DMA mode. The user must program the SrcEnd bit (Source Endianness) and the DstEnd bit (Destination Endianness). Examples of endianness swapping for word or half-word transfers are shown below.

	3124	2316	158	70
Big Endian	А	В	С	D
Little Endian	D	С	В	А

	31	16	15	0
Big Endian	В	А	D	С
Little Endian	D	С	В	А

# **DMA Transfer Modes**

For word/burst transfers (32<->32), the starting address must be word aligned. However, the RC32334 DMA will complete unaligned transfers also (32<->32) by automatically converting to the byte transfer mode, independent of the word or the quad-word burst transfer settings.

- 1. Byte transfers: used for non-word aligned transfers
- Program MaxburstSz = 000, 1 byte.
- Both source and destination devices can have any starting address. Depending on the address and endianness, the data will show up on the proper byte lanes.
- For each transfer, the DMA will request the bus, read one byte from the source into internal fifo, write that byte from internal fifo to the destination, then release the bus. The DMA will repeat this procedure until all the data are transferred.

A Controllers	DMA Transfer Mode
Notes	2. Half-word transfers: typically used for data that are represented as a 16-bit integer
	<ul> <li>Program MaxBurstSz = 001, 2 bytes.</li> </ul>
	<ul> <li>Both source and destination starting addresses must be half-word aligned. Depending on the address and endianness (must be 32 bits wide), the data will show up in the proper byte lanes.</li> </ul>
	<ul> <li>For each transfer, the DMA will request the bus, read one half-word from the source into an internation, write that half-word from this internal fifo to the destination, then release the bus. The DMA we repeat this procedure until all the data are transferred.</li> </ul>
	<ul> <li>If the last data is one byte only, the DMA will generate the appropriate byte enable signal for that byte.</li> </ul>
	3. Word transfers with word-aligned starting address
	<ul> <li>Program MaxburstSz = 010, 4 bytes.</li> </ul>
	<ul> <li>Both source and destination have word-aligned starting addresses.</li> </ul>
	<ul> <li>For each transfer, the DMA will request the bus, read one word from the source into internal fifo, write that word from this internal fifo to the destination, then release the bus. The DMA repeats th procedure until all the data are transferred.</li> </ul>
	<ul> <li>If the last data is a partial word, the DMA will generate the appropriate byte enable signal for that partial word.</li> </ul>
	4. Quad-word burst transfers with word-aligned starting address
	<ul> <li>Program MaxburstSz = 100, 16 bytes.</li> </ul>
	<ul> <li>Both source and destination starting addresses are word-aligned and not decremented.</li> </ul>
	<ul> <li>For burst transfer, the DMA will request the bus, read four words from the source into an internal fifo, write four words from this internal fifo to the destination, then release the bus. The DMA will repeat this procedure until all the data are transferred.</li> </ul>
	<ul> <li>If either the source or the destination starting address is not at a quad-word boundary, then the DMA will read or write single words until the address reaches a quad-word boundary. Then the DMA will start quad-word burst transfers.</li> </ul>
	<ul> <li>If the last data is a partial word, the DMA will generate the appropriate byte enable signal for that partial word.</li> </ul>
	5. Unaligned word/burst transfers
	<ul> <li>The DMA will automatically detect unaligned transfers and ignore the user-programmed Max- burstSz and degrade the DMA transfer into the byte mode transfer.</li> </ul>
	<ul> <li>For each transaction, the DMA will request the bus, read one byte from the source into an internatific, write that byte from this internal fifo to the destination, then release the bus. The DMA will repeat this procedure until the data are transferred.</li> </ul>
	DMA Transfer Operations
	A DMA sequence begins after the DMA channel has been enabled via its Configuration register. T DMA engine begins by accessing the Base Descriptor Register to locate the physical address pointer the first descriptor, which consists of 4 words and is usually located in a large memory buffer. Ea descriptor has four fields. Fields one and two describe the Status and Source Address that are to be real Fields three and four describe the Destination Address that are to be written and the Next Descript Pointer.
	Descriptors are often located one after another; however, because each descriptor contains a full 32- pointer in the Next Descriptor Address register, they can be located anywhere in memory on a quad-wo aligned boundary. The Next Descriptor Address register points to the memory location from which the ne descriptor is to be fetched. The DMA engine then uses the Base Descriptor to fetch (read) the fit descriptor. Thus, a 4-word burst read of the descriptor will occur.

Note that the Bus Turnaround on the physical system data bus after a descriptor fetch is hardcoded to 1.0 clock. Thus, descriptor memory tables should be set up in physical memory that uses 1.0 clock BTA or less.

Once the first descriptor is fetched, the DMA engine arbitrates for the System Data bus; when granted, the DMA engine executes a read to the Source Address as pointed to by the descriptor. A write is then immediately issued to the Destination Address, as pointed to by the descriptor. The DMA engine continues to request/grant/read/write until its Status indicates that the transaction is complete. When the DMA engine completes the request/grant/read/write loop for a descriptor, then the Status is written back to the Status Word within the descriptor's 4-word memory location. If more descriptors are pending, then the DMA engine uses the Next Descriptor Address register to fetch the next descriptor from memory, via a burst 4-word read. A diagram of the DMA transfer configuration details is provided in Figure 13.2.

The DMA engine is often instructed by the descriptor chains to endlessly loop through the descriptor pool. One exception is to run out of descriptors "owned" by the Controller; for example, to run out of memory buffers. In this case, after fetching the next descriptor, the DMA engine examines the previous "LastDesc" status bit and ends/disables if "LastDesc" is set to"1." This method is also the typical way to end a fixed-size chain of descriptors, such that the DMA engine fetches one extra dummy descriptor with the DMA Own status bit set to the CPU.

A second exception is to fetch a Controller owned descriptor with the "LastDesc" status bit set to '0', to indicate an unexpected last condition such that a "LastDesc" interrupt is generated. In this case, DMA may be restarted/re-enabled with the "continuation" control set by the Interrupt Handler when a descriptor becomes available, such that a new descriptor is re-fetched from the Next Descriptor Address register. This optional restart feature allows software to maintain the DMA channels with a Base Descriptor Address as a constant, if desired.




Figure 13.2 DMA Transfer Configuration

#### **Last Partial Word Transfers**

For **word or burst transfers**, if the last data is a partial word (for example, 1, 2 or 3 bytes), the DMA will always read the data from the low address of the source and write it to the low address of the destination, if the address is incremented (or high address if the address is decremented). For example, if the last transfer is one byte and the address is incremented, the last byte will show up on the following byte lane:

	3124	2316	158	70
Big Endian Little Endian	A			A

For **half-word transfers**, if the last data is a byte, the DMA will always read the last byte from the low address (in little endian order) of the source and write it to the low address (in little endian order) of the destination. For example, if A1 is 0, the last byte will show up on the following byte lane:

	3124	2316	158	70
Big Endian		Α		•
Little Endian				A

If A1 is 1, the last byte will show up on the following byte lane:

	3124	2316	158	70
Big Endian Little Endian		A		A

#### **Transfer Restrictions**

When implementing DMA operations, the following transfer restrictions must be considered:

- When the source or destination address is a constant (such as in I/O devices), the address must be word-aligned, and the I/O devices must be connected to the appropriate byte lanes according to endianness
- The following transfers are not supported:
- (1) Source is incremented and destination is decremented
- (2) Source is decremented and destination is incremented
- Unaligned word/burst transfers can only be done in byte mode (user-programmed MaxburstSz is ignored for unaligned word/burst transfer)
- When an address is decremented or constant, the DMA will not support burst transfers
- The starting address must be half-word aligned for half-word transfers
- Devices must have the same port width when doing DMA transfers from I/O to I/O
- DMA channels 2 and 3 do not have the dma\_ready\_n pins, therefore they can not be used to do DMA transfers with slow I/O devices.

# **DMA Arbitration Methods**

The RC32334's four independent DMA channels are functionally identical—with the exception of priority coding—and initialized with a set of chaining registers to determine the DMA source start base address, the DMA target start base address, the data transfer number, and the protocol style selection.

As discussed earlier in the transfer operations section of this chapter, to begin a data transfer operation, the channel will first arbitrate for the System Data bus. With multiple DMA requests pending, after a DMA access, the System Data bus is granted to the Controller instead of the next highest requestor; as such, there are two priority tiers: bus requestors and Controller. If DMA receives the bus, the DMA will use either the fixed or rotating priority schemes.<sup>1</sup> The rotating arbitration scheme is illustrated in Figure 13.3.




Figure 13.3 Diagram Showing the Rotating Arbitration Scheme

The fixed priority encoding scheme is illustrated in Table 13.3.

Fixed Priority	Agent
Highest	BIU
•	PCI
•	DMA0
•	DMA1
•	DMA2
Lowest	DMA3

Table 13.3 Fixed Priority Encoding

Once arbitration is settled, the DMA channel generates a read cycle with the source base address. The control register determines whether it is a burst. Typically, the source address will be through an internal memory controller, which will take the address and generate data, acknowledges, etc., back to the DMA controller channel. The DMA controller uses the DMA 4-word deep buffer FIFO to absorb the potential burst read data.

After the read is completed, the DMA channel initiates a write to the target address by emptying the read buffer FIFO. As in the read, the write is typically through an internal memory controller on the I/O Controller. This internal memory controller takes the address and data from the DMA FIFO and generates a write transaction. At the end of the transaction, the DMA channel's Block Size register is decremented by the transaction length.

If the Block Size register has not reached 0, the source and target addresses are incremented to their next value (which could be by +0, +1, +2, +4, or +16, depending on whether incrementing is enabled and whether a mini-burst or burst occurred). If the Block Size register has reached 0, then the DMA channel is finished with its current descriptor link chaining register assignment and the Status Word is written back to the memory descriptor. If the control register so instructs, the channel may set an interrupt and/or stop, and/or it may reload a new descriptor of chaining registers. If a new descriptor is loaded, then the DMA channel will repeat the basic DMA channel transaction by copying the new descriptor's instructions into the current instructions and then executing them.

<sup>1.</sup>DRAM refreshes occur in the background and may override an access to DRAM by delaying the start of the access.

**Signal Definitions** 

### **DMA Access**

On a DMA access that results in an IPBus Error, such as to a non-existent PCI target, the BIU Arbiter behavior is changed to more gracefully generate an IPBus Timeout rather than a Watchdog Timeout.

# **Signal Definitions**

Two modes are available to the user for completing data transfers to or from slow I/O devices:  $dma\_done\_n$  and  $dma\_ready\_n^1$ .

# **DMA Ready**

The RC32334 DMA Controller has a DMA throttling option called DMA Ready. The DMA Ready option is typically used for one of several cases:

- External read I/O device where overall data rate is much slower than CPU, such that occasional reads are done in the process background on a request demand basis
- External write I/O device where overall data rate is much slower than CPU, such that occasional reads are done in the process background on a request demand basis
- External read I/O FIFO device that has FIFO almost Full Flag
- External write I/O FIFO device that has FIFO almost Full Flag.

The dma\_ready\_n input signal can be used by an external I/O device to demand that the RC32334 DMA Controller initiate one transfer of data to or from the I/O device. dma\_ready\_n[0] can be used to control DMA Channel 0, and dma\_ready\_n[1] can be used to control DMA Channel 1.

Note: On the RC32332, there is one flow control signal, dma\_ready\_n[0] for DMA Channel 0.

dma\_ready\_n is first sampled 1.0 clock after the fourth/last debug\_cpu\_ack\_n asserts from the DMA Channel Descriptor fetch. This is similar to Figure 13.4, except that the transaction is a four-word burst read. dma\_ready\_n can be a 1.0 clock pulse, or it can be asserted longer, as long as it is de-asserted (if it is intended to be de-asserted) before the next dma\_ready\_n sampling point for the next DMA transfer. If dma\_ready is kept asserted at this sampling point, then the DMA Controller will assume that the next transfer is to occur (as might be the case if the external I/O device is a FIFO device that keeps dma\_ready\_n asserted until empty).

As shown in Figure 13.4, the next dma\_ready\_n sampling point first occurs on the clock after write debug\_cpu\_ack\_n occurs for the current DMA transaction write. Note that if the transaction has multiple data, then the sampling point is after the last data. Whether or not the external I/O device is reading or writing (source or destination), the sampling always occurs after the read portion of the DMA transaction and the write portion have both occurred. After the sampling point occurs, if dma\_ready\_n is not asserted, then the DMA Controller will pause on that channel until dma\_ready\_n is asserted. Finally, after being sampled, dma\_ready\_n is internally double registered. Thus the next DMA transaction cannot possibly occur until at least 2.0 clocks after dma\_ready\_n is asserted.

<sup>1.</sup>As noted under DMA restrictions, only DMA channels 0 and 1 have the dma\_ready\_n pin, making these two channels the only DMA channels available for this type of data transfer. Channels 2 and 3 are restricted from this type of DMA transfer operation. The RC32332 only includes the dma\_ready\_n pin for DMA channel 0.




Figure 13.4 DMA Ready Sampling Point

Figure 13.4 shows the end of a DMA transaction, where the read portion has already occurred and the write portion is occurring via the 32-bit Memory Controller location. Note that the SDRAM Controller, as well as the other modes of the Memory Controller, have similar cases relative to the final assertion of debug\_cpu\_ack\_n. The first possible point at which dma\_ready\_n is sampled to initiate another DMA transaction occurs 1.0 clock after debug\_cpu\_ack\_n occurs.

Note that if the Enable DMA Channel bit in the channel Configuration Register is disabled during a burst transfer where dma\_ready\_n is being used, the burst transfer may abort the writeback of words from the DMA FIFO if the write is not block aligned. If the Enable DMA Channel is to be used (to disable the channel) in conjunction with the dma\_ready\_n mode, the transfer address should be aligned with the MaxBurstSz so that the final writes are flushed to memory.

#### **DMA Done**

DMA Done mode uses the dma\_ready\_n pin. The DMA channel configuration register bit 27, DMADone bit turns this mode on or off. Block devices which initially request or send more data than may be necessary can benefit from the use of the DMA Done mode.

DMA Pin	Туре	Function
dma_ready_n[1:0]	Input	<b>dma_ready mode:</b> Input pins for DMA channels 0 and 1 to indicate that the I/O device is ready for the next data in the current DMA descriptor transaction
dma_done_n[1:0]	Input	<b>dma_done mode:</b> Input pins for DMA channels 0 and 1 to indicate that the I/O device is finished with the current descriptor transaction

Table 13.4 DMA Signal Pins and Definitions

The DMA Done mode allows the dma\_done\_n pin to abort and disable the DMA channel either:

at the end of the current DMA bus transaction or

at the end of the next DMA bus transaction.


DMA channel interrupt #3 is asserted and an Interrupt Service Routine can setup and re-enable the DMA channel as desired.

The dma\_done\_n pin is required to be asserted for at least one clock cycle. It is internally synchronized by double clocking to help avoid metastability issues if asserted asynchronously. As shown in Figure 13.5, at the end of clock state cycle #11, dma\_done\_n is sampled by each DMA bus transaction exactly 5.0 clocks previous to the final internal cpu\_ack\_n signal which can be seen on the RC32334 as the debug\_cpu\_ack\_n signal. Both single data and burst accesses sample the dma\_done\_n signal 5.0 clocks previous to the final debug\_cpu\_ack\_n of the read/writeback phase. For example, in a 4 word burst DMA bus transaction, the final debug\_cpu\_ack\_n is the 8th ack, which occurs after the 4 word DMA read ack's, on the 4th word of the DMA writeback.

If the dma\_done\_n pin is asserted after the dma\_done\_n internal sample point, then the DMA channel will cease after the next DMA bus transaction from this DMA channel. The next DMA bus transaction address cycle which can be started from the same DMA channel will take at least 11.0 clocks from the previous dma\_done\_n internal sample point.

The DMA channel interrupt #3 for the dma\_done\_n pin occurs concurrently with the final debug\_cpu\_ack\_n assertion and will occur whether or not the DMA channel coincidently ends because of the descriptor finishing normally. Note that interrupt #3 is different from the DMA Done Interrupt as setup by the descriptor status field which typically is used to denote the end of a normal descriptor finish.

After the interrupt for the dma\_done\_n pin occurs, an Interrupt Service Routine can setup or reuse a new descriptor and restart the DMA channel by re-enabling it.



### **Internal DMA Interrupt Signals**

Each of the four DMA channels has 3 interrupts that are routed to the Expansion Interrupt Controller, which provides the logic for software to analyze the various interrupts generated by the overall system. These internal interrupts perform the functions described in Table 13.5. More details on the Expansion Interrupt Controller are provided in Chapter 14 of this manual.

Internal DMA Interrupt Pin	Туре	Function
interrupt_n[0]	Output	DMADnInt, DMA Done interrupt, which is generated at the end of each descriptor frame if the descriptor status register has the DMADnInt interrupt bit 27 enabled.
interrupt_n[1]	Output	Dma_end_early interrupt, which is caused by bus error or timeout.
interrupt_n[2]	Output	Dma_not_owner interrupt, which is caused by the following situation: DMAOwn = 0 for current descriptor frame and LastDesc = 0 for the previous descriptor frame.

Table 13.5 DMA Interrupt Definitions (Part 1 of 2)

Internal DMA Interrupt Pin	Туре	Function
interrupt_n[3]	Output	Dma Done pin asserted when in the dma_ready_n pin's Dma_done mode and dma_done_n is asserted and once the current DMA transaction completes. Still asserted even if the channel completes simultaneously or if the channel is disabled.
interrupt_n[4]	Output	Dma Halt asserts DMA interrupt bit 4 when the DMA channel completes all descriptor frames, including the flushing of the FIFO of a final transfer and the dummy descriptor fetch. This interrupt is also asserted when the Enable DMA-Channel bit in the DMA Channel Configuration Register is cleared while the channel is active and allows software to monitor when the channel has completed its current transfer.

Table 13.5 DMA Interrupt Definitions (Part 2 of 2)

### **Restarting DMA Channels**

DMA channels are restarted by re-enabling the EnDMACh field in the DMA Channel Configuration Register after this field has been cleared by the DMA Engine. An idle DMA channel can be detected using one of the following methods:

- 1. Use the DMA\_clr\_en interrupt. After the interrupt occurs, clear the interrupt and re-enable the DMA channel. After the interrupt occurs, clear the interrupt and re-enable the DMA channel.
- 2. Program DMA Done Interrupt to occur on the Last Descriptor. Then clear the interrupt and wait until the dummy descriptor is fetched before re-enabling the DMA channel. Usually, the interrupt handler has sufficient delay for the dummy descriptor to be fetched. Alternatively, the DMA channel's Configuration Register (or any other DMA channel register) can be polled (if any of the fields beside the Configuration Register's EnDMACh field were initially set to non-zero) because the registers return zeroes until the dummy descriptor fetch is finished. If the DMA Configuration Register's New Feature field is set, the EnDMACh field (in the Configuration Register) itself can be polled to detect if the dummy descriptor fetch is finished.
- 3. Program the Last Descriptor to not have the LastDesc field set. The dummy descriptor will be fetched and DMA\_not\_owner interrupt will occur. From context, if the descriptors are not added dynamically, or if the interrupt does not occur immediately after a descriptor is added dynamically, the interrupt can be cleared, and the DMA channel can be re-enabled using the Configuration Register's EnDMACh field. Note that, if applicable, in the interrupt after a dynamic descriptor case, either of the following may occur:
  - Update (if necessary) the Next Descriptor Register and set the Configuration Register Cont field
  - Update the Base Descriptor Register and set the Configuration Register Cont field.

Then, the interrupt can be cleared and the DMA channel can be re-enabled using the Configuration Register's EnDMACh field.

# **Register Mapping and Descriptions**

Each of the four DMA channel's control registers determines channel usage, data transfer modes, and descriptor ownership of the four independent, general purpose channels. As programmed, these channels move data between source and destination ports, such as system memory, PCI, or external I/O devices. For the address mapping tables listed in this section, the effective address for a specific set of registers for that channel is the Base Address plus the Offset, as indicated in the tables that follow.

Base Address Channel 0	Register Name	Offset Address	Effective Address Channel 0
	Configuration Register	00	
	Base Descriptor Register	04	
4000 4400	Current Address Register	08	
1800_1400	Status/Block Size Register	10	Base + Offset
	Source Address Register	14	
	Destination Address Register	18	
	Next Descriptor Address Register	1C	

Table 13.6 DMA Channel 0 Register Address Map

Base Address Channel 1	Register Name	Offset Address	Effective Address Channel 1	
	Configuration Register	00		
	Base Descriptor Register	04		
	Current Address Register	08		
1800_1440	Status/Block Size Register	10	Base + Offset	
	Source Address Register	14		
	Destination Address Register	18		
	Next Descriptor Address Register	1C		

Table 13.7 DMA Channel 1 Register Address Map

Base Address Channel 2	Register Name	Offset Address	Effective Address Channel 2
	Configuration Register	00	
	Base Descriptor Register	04	
4000 4000	Current Address Register	08	
1800_1900	Status/Block Size Register	10	Base + Offset
	Source Address Register	14	-
	Destination Address Register	18	1
	Next Descriptor Address Register	1C	

Table 13.8 DMA Channel 2 Register Address Map

Base Address Channel 3	Register Name	Offset Address	Effective Addres Channel 3	
	Configuration Register	00		
	Base Descriptor Register	04		
1000 1010	Current Address Register	08		
1800_1940	Status/Block Size Register	10	Base + Offset	
	Source Address Register	14		
	Destination Address Register	18		
	Next Descriptor Address Register	1C		

Table 13.9 DMA Channel 3 Register Address Map

# **Configuration Register**

The Configuration Register is a 32-bit register containing the data used to implement and manage DMA controller functions, as shown in Table 13.10. When set to 1, bit 31 of this register is used to enable a DMA channel after the descriptor information and address have been established. Once initiated, DMA transfers can only be disabled after the current transaction is complete. When the DMA channel is active, this register reads as 0.

On DMA channels 0 and 1, the DMA Done (bit 27) and DMA Ready (bit 28) modes are available for data transfers from slow I/O devices. In the ready mode, once a slow I/O device is ready to begin a data transfer, the I/O device will set the dma\_ready\_n pin, which initiates the transfer. In the done mode, the slow device asserts the dma\_ready\_n pin to signal the DMA that the slow device is done receiving the data.

In both modes the slow device can hold the dma\_ready\_n pin high if the device is not ready, which holds the DMA engine in the current state and a new data transfer is not initiated. Note that if the DMA transfers are to be modulated using the dma\_ready\_n pin, with the DMA enable bit in the configuration register disabled, burst transfers should be word (4 bytes) sized. Figure 13.6 illustrates the fields of the Configuration register and Table 13.10 provides the description and initial value of those fields.

The DMA status registers are readable during active channel operation whenever the New Feature mode is turned on.

31	30	29	28	27	26	24	23	21	20	19	0
EnDMACh	Cont	New Feature	DMA Rdy	DMA Done	MaxB	urstSz	Rese	rved	SDRAM to PCI Arl	Reserved	

Bits	Field Name	Description					
31 EnDMACh	EnDMACh	Note: This bit is not no	able a DMA channel afte bit is not normally cleare s started. Usually, the D	Ifter descriptor information ared (DMA disabled) by t DMA engine itself will cle	he user after a DMA	0	
			Value	Description			
			1	Enable DMA channel			
			0	DMA channel is idle			

Figure 13.6 Configuration Register Fields

 Table 13.10 Configuration Register Field Descriptions (Part 1 of 3)

# **Configuration Register**

# Notes

30       Cont       Continuation After a DMA transfer failure, this bit specifies which descriptor to restart the transfer from. <ul> <li>Value</li> <li>Description</li> <li>Restart from failed descriptor</li> </ul> 0         Restart from failed descriptor         0           29         New Feature Mode         Value         Description         0         0         0           29         New Feature Mode         Value         Description         0         0         0           29         New Feature Mode         Value         Description         0         0         0           29         DMARdy         DMA Ready External Pin Wait for dma_ready_n input (in ready mode). Wait for the dma_ready_n input before the next bus arbitration. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior.         0         0           27         DMADone         DMA Done External Pin Wait for dma_ready_n input (in done mode). Put the dma_ready_n pin into dma_done_n mode. If asserted, dma_done_n will stop the DMA Channel immediately after the current DMA bus transaction com- pletes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel is waiting for bus mastership, then asserting dma_done_n will stop the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior         1         Enable dma_ready_n pin (in done mode).         1           27         DMADone         Immediately a	Bits	Field Name	Description			Initi: Valu	
1       Restart from failed descriptor       0         29       New Feature Mode       Value       Description       0         29       New Feature Mode       Value       Description       0         29       New Feature Mode       Value       Description       0         20       DMARdy       DMA Ready External Pin Wait for dma_ready_n input (in ready mode). Wait for the dma_ready_n input before the next bus arbitration. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior.       0         27       DMADone       DMA Done External Pin Wait for dma_ready_n input (in done mode). Put the dma_ready_n pin into dma_done_n mode. If asserted, dma_done_n will stop the DMA Channel immediately after the current DMA bus transaction com- pletes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel is waiting for bus mastership, then asserting dma_done_n will stop the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       0         27       DMADone       DMA channel immediately after the current DMA bus transaction com- pletes and disable the DMA Channel immediately after the current DMA bus transaction com- pletes and disable the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       1         1       Enable dma_ready_n pin (in done mode)       0       Ignore dma_ready_n pin (in done mode)         0       Ignore dma_ready_pin (in done mode)       0       Ignore dma_ready_pin (in done m	30 Cont		After a DMA tr	ransfer failure,	this bit specifies which descriptor	to restart the trans-	0
29       New Feature Mode       Value       Description       0       0         29       New Feature Mode       Value       Description       0       0         20       New Feature Mode       Value       Description       0       0         20       DMARdy       DMA Ready External Pin Wait for dma_ready_n input (in ready mode). Wait for the dma_ready_n input before the next bus arbitration. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior.       0       0         27       DMADone       DMA Done External Pin Wait for dma_ready_n input (in ready mode)       0       1 gnore dma_ready_pin (in ready mode)       0         27       DMADone       DMA Done External Pin Wait for dma_ready_n input (in done mode). Put the dma_ready_n pin into dma_done_n mide is top the DMA Channel immediately after the current DMA bus transaction com- pletes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel is waiting for bus mastership, then asserting dma_done_n will stop the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       Value       Value       Description         1       Enable dma_ready_n pin (in done mode)       1       Enable dma_ready_n pin (in done mode)       1       Image done_n will stop the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       Value       Description       1       Image done_n will stop the DMA Channel. DO NOT assert bits 28 a				Value	Description	7	
29       New Feature Mode       Value       Description       0         1       New Feature Mode: Adds Status Register readability. 0       Backward compatibility mode.       0         28       DMARdy       DMA Ready External Pin Wait for dma_ready_n input (in ready mode). Wait for the dma_ready_n input before the next bus arbitration. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior.       0         27       DMADone       DMA Done External Pin Wait for dma_ready_n input (in done mode). Put the dma_ready_n pin into dma_done_n mode. If asserted, dma_done_n will stop the DMA Channel immediately after the current DMA bus transaction com- pletes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel is waiting for bus mastership, then asserting dma_done_n will stop the DMA Channel immediately after the next DMA bus transaction completes and disable the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       0         20       DMADone       Value       Description 1       0         21       DMADone       External Pin Wait for dma_ready_n input (in done mode). Put the dma_ready_n pin into dma_done_n mode. If asserted, dma_done_n will stop the DMA Channel immediately after the next DMA bus transaction completes and disable the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       1       Enable dma_ready_n pin (in done mode)       0         1       Enable dma_ready_n pin (in done mode)       1       Ignore dma_ready_n pin (in done mode)       0				1	Restart from failed descriptor	=	
Mode       Value       Description         1       New Feature Mode: Adds Status Register readability.       0         28       DMARdy       DMA Ready       External Pin Wait for dma_ready_n input (in ready mode). Wait for the dma_ready_n input before the next bus arbitration. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior.       0         27       DMADone       DMA Done       External Pin Wait for dma_ready_n input (in done mode).       0         27       DMADone       DMA Done       External Pin Wait for dma_ready_n input (in done mode).       0       0         27       DMADone       DMA Done       External Pin Wait for dma_ready_n input (in done mode).       0       0         27       DMADone       DMA Channel immediately after the current DMA bus transaction completes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel is waiting for bus mastership, then asserting dma_done_n will stop the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       0         27       DMADone       External Pin Wait for dma_ready_n pin into dma_done_n mode. If asserted, dma_done_n will stop the DMA Channel immediately after the current DMA bus transaction completes and disable the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       0         28       Value       Description       1       Enable dma_ready_n pin (in done mode).       0				0	Restart from the first descriptor		
28       DMARdy       DMA Ready External Pin Wait for dma_ready_n input (in ready mode). Wait for the dma_ready_n input before the next bus arbitration. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior.       0         27       DMADone       DMA Done External Pin Wait for dma_ready_n input (in ready mode).       0         27       DMADone       DMA Done External Pin Wait for dma_ready_n input (in done mode).       0         27       DMADone       DMA Done External Pin Wait for dma_ready_n input (in done mode).       0         27       DMADone       DMA Done External Pin Wait for dma_ready_n input (in done mode).       0         28       DMADone       External Pin Wait for dma_ready_n input (in done mode).       0         29       DMADone       External Pin Wait for dma_ready_n input (in done mode).       0         20       It the dma_ready_n input (in done mode).       0       0         21       DMADone       External Pin Wait for dma_ready_n input (in done mode).       0         22       DMADone       DMA Channel immediately after the current DMA bus transaction completes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel immediately after the next DMA bus transaction completes and disable the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior         1       Enable dma_ready_n pin (in done mode)       0       Ignore dma_ready_n pin (in	29	New Feature					0
28       DMARdy       DMA Ready External Pin Wait for dma_ready_n input (in ready mode). Wait for the dma_ready_n input before the next bus arbitration. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior.       0         27       DMADone       DMA Done External Pin Wait for dma_ready_n input (in ready mode).       0         27       DMADone       DMA Done External Pin Wait for dma_ready_n input (in done mode). Put the dma_ready_n pin into dma_done_n mode. If asserted, dma_done_n will stop the DMA Channel immediately after the current DMA bus transaction com- pletes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel is waiting for bus mastership, then asserting dma_done_n will stop the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       0         1       Enable dma_ready_n pin (in done mode).       1       Enable dma_ready_n pin (in done mode).       0         20       DMADone       DMA Channel immediately after the current DMA bus transaction com- pletes and disable the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       1       Enable dma_ready_n pin (in done mode).         1       Enable dma_ready_n pin (in done mode).       0       Ignore dma_ready_n pin (in done mode).       1		Mode	Value		Description		
28       DMARdy       DMA Ready External Pin Wait for dma_ready_n input (in ready mode). Wait for the dma_ready_n input before the next bus arbitration. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior.       0         Value       Description       1       Enable dma_ready_n pin (in ready mode)       0         27       DMADone       DMA Done External Pin Wait for dma_ready_n input (in done mode). Put the dma_ready_n pin into dma_done_n mode. If asserted, dma_done_n will stop the DMA Channel immediately after the current DMA bus transaction com- pletes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel is waiting for bus mastership, then asserting dma_done_n will stop the DMA Channel immediately after the next DMA bus transaction completes and disable the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior         Value       Description         1       Enable dma_ready_n pin (in done mode)         0       Ignore dma_ready_n pin (in done mode)			1	New Feature	Mode: Adds Status Register read	ability.	
27       DMADone       DMADone       Image: Comparison of the			0	Backward co	mpatibility mode.		
27       DMADone       DMADone       Image: Comparison of the				I			
27       DMADone       DMA Done       0       Ignore dma_ready_pin (in ready mode)       0         27       DMADone       DMA Done       0       External Pin Wait for dma_ready_n input (in done mode). Put the dma_ready_n pin into dma_done_n mode. If asserted, dma_done_n will stop the DMA Channel immediately after the current DMA bus transaction completes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel is waiting for bus mastership, then asserting dma_done_n will stop the DMA Channel immediately after the next DMA bus transaction completes and disable the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       Value       Description         1       Enable dma_ready_n pin (in done mode)       0       Ignore dma_ready_n pin (in done mode)       0         0       Ignore dma_ready_n pin (in done mode)       0       Ignore dma_ready_n pin (in done mode)       0	28 DMARdy		External Pin V dma_ready_n	input before the	ne next bus arbitration. DO NOT a	ssert	0
27       DMADone       DMA Done       0       Ignore dma_ready_pin (in ready mode)       0         27       DMADone       DMA Done       External Pin Wait for dma_ready_n input (in done mode). Put the dma_ready_n pin into dma_done_n mode. If asserted, dma_done_n will stop the DMA Channel immediately after the current DMA bus transaction completes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel is waiting for bus mastership, then asserting dma_done_n will stop the DMA Channel immediately after the next DMA bus transaction completes and disable the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior       Value       Value       Value       Value       1       Enable dma_ready_n pin (in done mode)       0       Ignore dma_ready_pin (in done mod				Value	Description	7	
27       DMADone       DMA Done       0         External Pin Wait for dma_ready_n input (in done mode).       Put the dma_ready_n pin into dma_done_n mode. If asserted, dma_done_n will stop the DMA Channel immediately after the current DMA bus transaction completes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel is waiting for bus mastership, then asserting dma_done_n will stop the DMA Channel immediately after the next DMA bus transaction completes and disable the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior <b>Value Description</b> 1 <ul> <li>Enable dma_ready_n pin             (in done mode)</li> <li>Ignore dma_ready_pin             (in done mode)</li> <li>Ignore dma_ready_pin             (in done mode)</li> </ul>			1		=		
External Pin Wait for dma_ready_n input (in done mode).         Put the dma_ready_n pin into dma_done_n mode. If asserted, dma_done_n will stop the DMA Channel immediately after the current DMA bus transaction completes and disable the DMA Channel (also see EnDMACh bit 31). If the DMA Channel is waiting for bus mastership, then asserting dma_done_n will stop the DMA Channel immediately after the next DMA bus transaction completes and disable the DMA Channel. DO NOT assert bits 28 and 27 simultaneously, since it will lead to undefined behavior         Value       Description         1       Enable dma_ready_n pin (in done mode)         0       Ignore dma_ready_pin (in done mode)				0			
1       Enable dma_ready_n pin (in done mode)         0       Ignore dma_ready_pin (in done mode)	27	DMADone	External Pin V Put the dma_ stop the DMA pletes and dis Channel is wa DMA Channel disable the DM	ready_n pin int Channel imme able the DMA iting for bus m I immediately a MA Channel. D	o dma_done_n mode. If asserted, ediately after the current DMA bus Channel (also see EnDMACh bit 3 astership, then asserting dma_do after the next DMA bus transaction O NOT assert bits 28 and 27 simu	transaction com- 31). If the DMA ne_n will stop the completes and	0
(in done mode)       0     Ignore dma_ready_pin (in done mode)				Value	Description	7	
(in done mode)			1				
Table 13.10 Configuration Register Field Descriptions (Part 2 of 3)			0				
······································			Table 13.10 Co	nfiguration R	egister Field Descriptions (Part	2 of 3)	

#### **DMA Controllers**

#### **Base Descriptor Address Register**

## Notes


Bits	Field Name		Description			Initia Value
26:24	MaxBurstSz	Maximum Burs	t Transaction Size	Bit Field		000
			Value	Description	7	
			111	Reserved	=	
			110	Reserved		
			101	Reserved		
			100	16 bytes		
			011	Reserved		
			010	4 bytes		
			001	2 bytes		
			000	1 byte		
23:21	Reserved					0
20	SDRAM to PCI Arb Algo- rithm	Note: For PCI other types of the types of th	RAM to PCI Arbitration Algorithm e: For PCI master write transactions only, this field should be enabled. For all er types of transactions, such as memory to memory transactions or PCI mas- ead transactions, this field should be disabled.			
		Value		Description		
		1		rite Arbitration waits in PCI Master TX I of the transfer.		
		0	Backward compa	tibility mode (defau	lt).	
						0

 Table 13.10 Configuration Register Field Descriptions (Part 3 of 3)

# **Base Descriptor Address Register**

This 32-bit register is used in conjunction with bit 31 of the Configuration Register, to initiate a DMA transfer. However, before a DMA transaction can begin, the Base Descriptor Address register must be set to point to the physical address of the first descriptor in a chain of descriptors in memory. The base address does not change after the transfer has started. When the DMA channel is active, this register reads as 0.

Fields of the Base Descriptor Address register are shown in Figure 13.7. Fields of this register are described in Table 13.11.



	Bits	Field Name	Description				
	31:0	Base Descriptor Address	Used in conjunction with bit 31 of the Configuration regis- ter, this Quad-word boundary physical address pointer points to the first descriptor of a chain of descriptors in memory				
		Table 13.11 Base	e Descriptor Address Field Description				
DMA E	xamp	le					
/*							
			te 3 words, 1 word at a time to/from				
		to SRAM Memory buffe	SRAM Memory buffer B, and from r C.				
*/		,,					
/* algor	rithm:						
		MA COMMAND REGIST	ERS				
		E DESCRIPTORS IZE DESCRIPTORS					
		IZE DUMMY DESCRIPT	OR				
		ITERRUPT CONTROLLE	ĒR				
	NABLE I	DMA R DMA DONE INTERRU	РТ				
*/							
/* 1	CETUD	DMA COMMAND REGIS					
			write to DMA Config Reg");				
φ. //		dress data b					
cp	ou_wr_1	wd('h1800_1400, `DWID	TH'h0000_0000, `BWIDTH'h0);				
\$0	display(\$	Sstime,": CPU 32bit 1wd v	write to DMA Base Desc Reg");				
		dress data b	• /				
ср	ou_wr_1	wd('h1800_1404, `DWID	TH'h1fc0_0200, `BWIDTH'h0);				
/* 2.1	. INITIA	LIZE DESCRIPTOR 0 */					
\$c	display(\$	Sstime,": CPU 32bit 1wd v	write to Mem0: Desc.0.0 (Status)");				
//		dress data b	-				
			o DMA, no DMADnInt bit27				
		rite 1 wd at a time for 3 w	vas TH'h8000_000c, `BWIDTH'h0);				
		·					
			wr to Mem0: Descriptor.0.1 (Source)");				
// or		dress data b	e TH'h1fc0_0100, `BWIDTH'h0);				
		<b>v</b> — ·	- · ·				
			wr to Mem0: Descriptor.0.2 (Dest)");				
//		dress data b	-				
			<pre>iH'h1fc0_0600, `BWIDTH'h0); wr to Mem0: Descriptor.0.3 (Next)");</pre>				
ψι	nobia)(4						

DMA Controllers	Base Descriptor Address Register
Notes	// address data be cpu_wr_1wd('h1fc0_020C, `DWIDTH'h1fc0_0210, `BWIDTH'h0);
	/* 2.2. INITIALIZE DESCRIPTOR 1:LAST */ \$display(\$stime,": CPU 32bit 1wd write to Mem0: Desc.1.0 (Status)"); // address data be // DMAOwn bit31 needs to be set to DMA, DMADnInt bit27 // DMA LastDesc bit 28 needs to be set // DMA DnInt bit 27 optionally set // Read/Write 1 wd at a time for 3 wds cpu_wr_1wd('h1fc0_0210, `DWIDTH'h9800_000c, `BWIDTH'h0);
	\$display(\$stime,": CPU 32bit 1wd wr to Mem0: Descriptor.1.1 (Source)"); // address data be cpu_wr_1wd('h1fc0_0214, `DWIDTH'h1fc0_0600, `BWIDTH'h0);
	\$display(\$stime,": CPU 32bit 1wd wr to Mem0: Descriptor.1.2 (Dest)"); // address data be cpu_wr_1wd('h1fc0_0218, `DWIDTH'h1fc0_1000, `BWIDTH'h0);
	\$display(\$stime,": CPU 32bit 1wd wr to Mem0: Descriptor.1.3 (Next)"); // address data be cpu_wr_1wd('h1fc0_021C, `DWIDTH'h1fc0_0260, `BWIDTH'h0);
	/* 2.3. INITIALIZE DUMMY DESCRIPTOR */ \$display(\$stime,": CPU 32bit 1wd write to Mem0: Desc.0.0 (Status)"); // address data be // DMAOwn bit31 needs to be set to CPU cpu_wr_1wd('h1fc0_0260, `DWIDTH'h0000_0000, `BWIDTH'h0);
	\$display(\$stime,": CPU 32bit 1wd wr to Mem0: Descriptor.0.1 (Source)"); // address data be cpu_wr_1wd('h1fc0_0264, `DWIDTH'hffff_ffff, `BWIDTH'h0);
	\$display(\$stime,": CPU 32bit 1wd wr to Mem0: Descriptor.0.2 (Dest)"); // address data be cpu_wr_1wd('h1fc0_0268, `DWIDTH'hffff_ffff, `BWIDTH'h0);
	\$display(\$stime,": CPU 32bit 1wd wr to Mem0: Descriptor.0.3 (Next)"); // address data be cpu_wr_1wd('h1fc0_026C, `DWIDTH'hfff_ffff, `BWIDTH'h0);
	<pre>/* 3. SETUP INTERRUPT CONTROLLER */    \$display(\$stime,": CPU 32bit 1wd write to INT Clear Reg");    // address data be    cpu_wr_1wd('h1800_0578, `DWIDTH'hffff_ffff, `BWIDTH'h0);    #(10.0*`CLK_PERIOD+000); // align for next transaction;</pre>

\$display(\$stime,": CPU 32bit 1wd write to INT Mask Reg");

 $\parallel$ address data

be cpu\_wr\_1wd('h1800\_0574, `DWIDTH'h0000\_0001, `BWIDTH'h0);

/\* 4. ENABLE DMA \*/

\$display(\$stime,": CPU 32bit 1wd write to DMA Config Reg");

11 address data be

// 1 wd at a time

cpu\_wr\_1wd('h1800\_1400, `DWIDTH'h8200\_0000, `BWIDTH'h0);

# **Current Address Register**

This 32-bit register is managed by the DMA and contains the physical address of the descriptor in memory associated with the current transaction. When the DMA channel is active, this register reads as 0.

31		0
	Current Descriptor Address	

Figure 13.8 Next Descriptor Address Field

Bits	Field Name	Description	
31:0	Current Descriptor Address	Quad-word boundary physical address pointer points to the current descriptor in the chain of descriptors	

Table 13.12 Current Descriptor Address Field Description

# Source Address Register

This 32-bit register contains the physical address of the memory location from which the next data is to be read. Figure 13.9 and Table 13.13 describe and illustrate the fields of this register. This register is internally updated after each DMA read transfer. However, the register can only be accessed by software when the DMA channel is idle. When the DMA channel is active, this register reads as 0.

31	0
Source Address	

Figure	13.9	Source	Address	Field
--------	------	--------	---------	-------

Bits	Field Name	Description
31:0	Source Address	Points to the next physical address to be read

Table 13.13 Source Address Register Field Description

# **Destination Address Register**

This 32-bit register contains the physical address of the memory location where data is to be written. Fields of the Destination register are illustrated and described in Figure 13.10 and Table 13.14. This register is internally updated after each DMA read transfer. However, the register can only be accessed by software when the DMA channel is idle. When the DMA channel is active, this register reads as 0.

31

0

Destination Address

Figure 13.10 Destination Address Fields

Bits	Field Name	Description
31:0	Destination Address	Points to the next physical address to be written to

Table 13.14 Destination Address Field Description

# **Next Descriptor Address Register**

This 32-bit register contains the physical address of the descriptor in memory that is next in line to be operated on. This register is illustrated and described in Figure 13.11 and Table 13.15. When the DMA channel is active, this register reads as 0.




Figure 13.11 Next Descriptor Address Field

Bits	Field Name	Description
31:0	Next Descriptor Address	Quad-word boundary physical address pointer points to the next descriptor in the chain of descriptors

Table 13.15 Next Descriptor Address Field Description

# **Status Register**

Each descriptor of 4 words contains a status register that is subdivided into 11 fields, which are illustrated in Figure 13.12 and described in Table 13.16. This register is internally updated after each DMA read transfer. However, the register can only be accessed by software when the DMA channel is idle. When the DMA channel is active, this register reads as 0.




Figure 13.12 Status Register Fields


Bits	Field Name		Description					
31	DMAOwn	DMA is 0	DMA is Owner		0			
			Value	Description				
			1	DMA controller owns the current descriptor				
			0	The processor owns the current descriptor				

Table 13.16 Status Register (Part 1 of 3)

Bits	Field Name		Description	Initial Value	
30	ErrDes- Own	If DMA does not own th not the last one, then t ten back to the descrip	scriptor Ownership (descriptor under flow) not own the current descriptor and the previous descriptor is ne, then this error bit is set in this register, but it is not writ- e descriptor in memory. ne descriptor ownership		
29	ErrBusTO	transaction, or during a This register is not writ Note that errors (for ex- are always reported, b cially in cases where th ple, PCI Master Write e	Bus Error or Timeout or timeout occurs during a descriptor fetch, during a DMA or during a descriptor write back, then this error bit is set. is not written back to the descriptor in memory. ors (for example, to undecoded memory space) during reads ported, but errors during writes may not be reported, espe- s where the write occurs to a write buffer (FIFO). For exam- ter Write errors may not necessarily report an error to DMA, t a PCI Interface Master Abort error.		
		Value	Description		
		1	Bus error or bus timeout		
		0	No error		
		DMAOwn bit is not set Desc is not set and the ErrDesOwn Descriptor	f LastDesc is set and the next descriptor's , the DMA channel terminates normally. If Last- e next descriptor's DMAOwn bit is not set, the Ownership Error status bit will be set. If the next bit is set, the LastDesc bit is ignored.		
		Value	Description		
		1	Is the last descriptor		
		0	Is not the last descriptor		
27	DMADnInt	Assert DMA Done Inte This field generates an the current descriptor a	interrupt after all the transactions associated with	0	
		Value	e Description		
		1	Generate interrupt		
		0	Do not generate interrupt		
26:25	InDeSrc	Increment/Decrement	Source Memory	0	
		[	Value Description		
			11 Reserved		
	1	Ī	10 Constant		
			01 Decrement		

Table 13.16 Status Register (Part 2 of 3)

Bits	Field Name		De	escription		Initial Value
24:23	InDeDst	Increment/Decrement	nt Destinati	on Memory		00
			Value	Description	]	
			11	Reserved		
			10	Constant		
			01	Decrement		
			00	Increment		
22	22 SrcEnd Source Endianness This field specifies endianness of the source/data/part/device. PC has endianness controlled via the PCI Bridge and will always swa from Little-endian to Big-endian.					0
			Value	Description		
			1	Big Endian		
			0	Little Endian	]	
21	DstEnd	Destination Endianness This field specifies endianness of the destination part/device. PCI DMA has endianness controlled via the PCI Bridge.		0		
			Value	Description	]	
			1	Big Endian		
			0	Little Endian		
20:16	Reserved					0
15:0	BlockSize	Block Size This field specifies the number of bytes to be transferred in the current transaction descriptor. This field is internally updated after each DMA write transfer. However, the field can only be accessed by software when the DMA channel is idle. When the DMA channel is active, this field reads as 0. The value '0' is reserved and should not ordinarily be written to this field/descriptor if the descriptor is intended for an actual transfer. The value '0' will transfer 4 bytes rather than a zero length transfer of 0 bytes.				0



# **Timing Diagrams**

Figure 13.13 illustrates an entire DMA transaction transferring 2 words of memory to another memory location. The transaction begins with a bus request/grant assertion. Then a 4-word burst read of the 1st descriptor is fetched. The bus request/grant is de-asserted. At this time, another DMA channel or the Controller could take over the system. Note that the Bus Turnaround after the descriptor fetch is hardcoded to 1.0 clock.

Another bus request/grant assertion occurs. Then the DMA source read occurs, in this case 1 word. After the DMA read, Bus Turnaround idle cycles occur. Then the DMA destination write occurs, in this case 1 word. Another bus request/grant de-assertion occurs. At this time, another DMA channel or the Controller could take over the system bus. In cases were the length of the transaction and the burst size allow, a burst read and burst write may occur at this step.

Another bus request/grant assertion occurs. The DMA read/write pair repeats.

Another bus request/grant assertion occurs. Even if the current descriptor is the last valid descriptor, one more "dummy" descriptor burst read fetch occurs in order to support descriptor memory buffer underflow algorithms. Another bus request/grant e-assertion occurs. At this time, another DMA channel or the Controller could take over the system bus.




Figure 13.13 Two Word SRAM to SRAM Access by DMA

**Timing Diagrams** 



# Expansion Interrupt Controller

Notes

## Introduction

The RC32334 Expansion Interrupt Controller provides the logic for software to process the overall system interrupts generated by the RC32334, and it adds to the circuitry and control already provided by the RC32300's CPU Core Coprocessor 0 (CP0) registers. The RC32334 Expansion Interrupt Controller registers each system interrupt and provides the pending status, which can be used to automatically generate a hardware interrupt to the CPU core via the individual mask bits for each interrupt. These mask bits enable software to allow/disallow each individual interrupt and to propagate or not propagate to the overall interrupt.


The pending interrupt status can also be optionally set or cleared by a direct software write. Also, for software convenience, a masked write to the Interrupt Clear register allows a per bit clearing of pending interrupts. In addition to the CPU interrupt generation, a dedicated register for PCI interrupt generation is provided. The same software interface is provided so that interrupts are steered to generate a hardware interrupt on the pci\_inta\_n (pci\_gnt\_n[2]) pin, when PCI is in the satellite mode.

# **Features**

- Combines all interrupts into a single CPU interrupt
- Combines all CPU- to- PCI mailbox interrupts into a single PCI interrupt
- Pending Register Bit for each interrupt
- Mask Register Bit for each interrupt
- Software Clear Register for clear per bit writes

# **Block Diagram**

The Expansion Interrupt Controller diagram is shown in Figure 14.1 and the Group/Bit-Slice diagram is shown in Figure 14.2






Figure 14.2 Expansion Interrupt Block Diagram Group/Bit-Slice

# **Operational Overview**

The Expansion Interrupt Controller extends the RC32300's CPU Core CP0 interrupt control by collating the RC32334 generated interrupts into a single CPU interrupt. When a general purpose interrupt is received, the Interrupt Service Routine (ISR) first saves CPU registers, checks its Cause Register and then checks its Pending Interrupt Register. If the pending interrupt is from the on-chip peripheral modules, then the ISR checks the Expansion Interrupt Controller Pending Interrupt Register. After treating/noting the interrupt condition, the ISR resets the pending interrupt by writing to the corresponding bit in the Expansion Interrupt Clear Register. The ISR can then exit by restoring the CPU registers and executing an RFE instruction.

Interrupts can be independently masked by the Expansion Interrupt Mask Register. When an ISR is first called, the general RC32334 CPU CP0 Global Interrupt Enable bit is disabled. The ISR can then implement priority interrupts by first changing the RC32334 Expansion Interrupt Mask bits accordingly and re-enabling the RC32334 CPU CP0 Global Interrupt Enable bit.

Device specific interrupt conditions are discussed in the chapter appropriate for the device. For more information on bus errors and their causes, see Chapter 8, RC32334 Internal Bus; for PCI, see Chapter 12, PCI Interface Controller; DMA interrupts are discussed in Chapter 13, DMA Controllers; I/O causes and handling options in Chapter 15, Programmable I/O (PIO) Controller; Timer conditions and causes in Chapter 16, Timer Controller; UART conditions are defined in Chapter 17, UART Controller; SPI conditions are defined in Chapter 18, Serial Peripheral Interface.

# **Signal Definitions**

Table 14.1 defines the signals and pins used by the interrupt controller to service and clear both RC32334 and externally generated interrupts. The internal cpu\_int\_n[3] signal is used by the majority of the Expansion Interrupt Pending registers and when the PCI bus writes a "1" to one of the four low order bits in the PCI\_to\_CPU mailbox pending register in Group 12. The pci\_gnt\_n[2] is mode dependent and is used as either a bus grant signal to an external device or a CPU to PCI interrupt output pin. For more information on the PCI interface controller, refer to Chapter 12, PCI Interface Controller.

Pin	Туре	Function	
cpu_int_n[3]	Input	CPU Interrupt #3 Negated This active-low signal is an interrupt indication to the CPU from RC32334's Interrupt Controller. <b>Note:</b> This signal is internally hooked up to the CPU's interrupt 3.	
pci_gnt_n[2]	Output	PCI Bus Grant #2 Negated. Recommend external pull-up resistor. In <b>Host mode</b> , this active-low signal is an output indicating a grant to an external device. In <b>Satellite mode</b> , pci_gnt_n[2] is used as the pci_inta_n output pin. <b>Note</b> : In host mode, cpu_int_n[1] on the RC32334 can be used for a pci_inta_n input and pci_int[d:c:b]_n can use cpu_int_n[5:4:2] on the RC32334 Bus Interface. Interrupts are generated from the Expansion Interrupt Controller's Group 12.	

Table 14.1 Interrupt Signal Pins and Definitions

# **Registers and Address Mapping**

As shown in Table 14.2, each group's interrupt conditions are managed through three registers. These register functions are the same from group to group; however, the functions performed by the specific interrupt are type-specific. Group '0' (refer to Table 14.20) is a special set used as a starting point to determine which group to service. Each interrupt indicated in group '0' is also included in groups 1 through 14. The address mapping for groups 1 through 14 is provided in Tables 14.3 through 14.16.

The functional descriptions of the Interrupt Pending, Interrupt Mask, and Interrupt Clear registers are shown in Table 14.17, Table 14.18, and Table 14.19, respectively. The fields of each register are illustrated in Figures 14.3 through 14.5.

Base Address Group 0 Register Function		Offset Address	Effective Address Group 0
1800_0500	Expansion Interrupt Pending Register 0	00	Base + Offset
	Expansion Interrupt Mask Register 0	04	
	Expansion Interrupt Clear Register 0	08	

 Table 14.2 Expansion Interrupt Register Group 0 Address Map

Base Address Group 1	<b>Register Function</b>	Offset Address	Effective Address Group 1
1800_0510	Bus Error Interrupt Pending Register 1	00	Base + Offset
	Bus Error Interrupt Mask Register 1	04	
	Bus Error Interrupt Clear Register 1	08	

Table 14.3 Bus Error Register Group 1 Address Map

Base Address Group 2	Register Function	Offset Address	Effective Address Group 2
1800_0520	PIO Low Interrupt Pending Register 2	00	Base + Offset
	PIO Low Interrupt Mask Register 2	04	
	PIO Low Interrupt Clear Register 2	08	

Table 14.4 PIO Low Register Group 2 Address Map

Base Address Group 3	<b>Register Function</b>	Offset Address	Effective Address Group 3
1800_0530	PIO High Interrupt Pending Register 3	00	Base + Offset
	PIO High Interrupt Mask Register 3	04	
	PIO High Interrupt Clear Register 3	08	

**Registers and Address Mapping** 

Table 14.5 PIO High Register Group 3 Address Map

Base Address Group 4	<b>Register Function</b>	Offset Address	Effective Address Group 4
1800_0540	Timer Rollover Interrupt Pending Register 4	00	Base + Offset
	Timer Rollover Interrupt Mask Register 4	04	
	Timer Rollover Interrupt Clear Register 4	08	

Table 14.6 Timer Rollover Interrupt Register Group 4 Address Map

Base Address Group 5	<b>Register Function</b>	Offset Address	Effective Address Group 5
1800_0550	UART 0 Interrupt Pending Register 5	00	Base + Offset
	UART 0 Interrupt Mask Register 5	04	
	UART 0 Interrupt Clear Register 5	08	

Table 14.7 UART 0 Interrupt Register Group 5 Address Map

Base Address Group 6	<b>Register Function</b>	Offset Address	Effective Address Group 6
1800_0560	UART 1 Interrupt Pending Register 6	00	Base + Offset
	UART 1 Interrupt Mask Register 6	04	
	UART 1 Interrupt Clear Register 6	08	

Table 14.8 UART 1 Interrupt Register Group 6 Address Map

Base Address Group 7	<b>Register Function</b>	Offset Address	Effective Address Group 7
1800_0570	DMA 0 Interrupt Pending Register 7	00	Base + Offset
	DMA 0 Interrupt Mask Register 7	04	
	DMA 0 Interrupt Clear Register 7	08	

Table 14.9 DMA Channel 0 Register Group 7 Address Map

Base Address Group 8	<b>Register Function</b>	Offset Address	Effective Address Group 8
1800_0580	DMA 1 Interrupt Pending Register 8	00	Base + Offset
	DMA 1 Interrupt Mask Register 8	04	
	DMA 1 Interrupt Clear Register 8	08	

Table 14.10 DMA Channel 1 Register Group 8 Address Map

Base Address Group 9	<b>Register Function</b>	Offset Address	Effective Address Group 9
1800_0590	DMA 2 Interrupt Pending Register 9	00	Base + Offset
	DMA 2 Interrupt Mask Register 9	04	
	DMA 2 Interrupt Clear Register 9	08	

**Registers and Address Mapping** 

Table 14.11 DMA Channel 2 Register Group 9 Address Map

Base Address Group 10	<b>Register Function</b>	Offset Address	Effective Address Group 10
1800_05A0	DMA 3 Interrupt Pending Register 10	00	Base + Offset
	DMA 3 Interrupt Mask Register 10	04	
	DMA 3 Interrupt Clear Register 10	08	

Table 14.12 DMA Channel 3 Register Group 10 Address Map

Base Address Group 11	<b>Register Function</b>	Offset Address	Effective Address Group 11
1800_05B0	PCI Controller Interrupt Pending Register 11	00	Base + Offset
	PCI Controller Interrupt Mask Register 11	04	
	PCI Controller Interrupt Clear Register 11	08	

Table 14.13 PCI Controller Interrupt Register Group 11 Address Map

Base Address Group 12	<b>Register Function</b>	Offset Address	Effective Address Group 12
1800_05C0	External Interrupt Pending Register 12	00	Base + Offset
	External Interrupt Mask Register 12	04	
	External Interrupt Clear Register 12	08	

Table 14.14 External Interrupt Register Group 12 Address Map

Base Address Group 13	Register Function	Offset Address	Effective Address Group 13
1800_05D0	PCI to CPU Interrupt Pending Register 13	00	Base + Offset
	PCI to CPU Interrupt Mask Register 13	04	
	PCI to CPU Interrupt Clear Register 13	08	


Table 14.15 PCI to CPU Interrupt Register Group 13 Address Map

Base Address Group 14	<b>Register Function</b>	Offset Address	Effective Address Group 14
1800_05E0	SPI Interrupt Pending Register 14	00	Base + Offset
	SPI Interrupt Mask Register 14	04	
	SPI Interrupt Clear Register 14	08	

 Table 14.16
 SPI Interrupt Register Group 14 Address Map

# **Interrupt Pending Register**

Note that a write to any of the Pending Registers, with a Bit Field set, will set that particular Pending bit until cleared by an appropriate write to the Interrupt Clear Register. This allows software debug to test an Interrupt Service Routine (ISR), without generating the actual interrupt condition which often depends on an infrequent external condition.



#### Figure 14.3 Interrupt Pending Register Fields

Bits	Field Name	Description
31:0	Pending Interrupt	Internal interrupts are registered on each rising clock edge, active low, and remain low for at least one clock cycle 1 = Interrupt pending 0 = Interrupt not pending

Table 14.17 Interrupt Pending Field Description

# **Interrupt Mask Register**

31

Note that by default, RC32300 CPU core Interrupt Mask bits are set to allow interrupts but are disabled by the global enable bit being disabled by default. In contrast, RC32334 Interrupt Masks are un-set to disallow interrupts by default, in addition to having the RC32300 CPU core global enable bit disabled.

Interrupt Mask

Figure 14.4 Interrupt Mask Register

Bits	Field Name	Description
31:0		1 = Interrupt enabled/allowed 0 = Interrupt disabled/disallowed (default)

Table 14.18 Interrupt Mask Register

# **Interrupt Clear Register**

The Interrupt Clear Register is a write only register that clears the pending interrupt bit. A masked write to the Interrupt Clear register allows a per bit clearing of all pending interrupts.

	31	0
	Interrupt Clear	
1	32	

Figure 14.5 Interrupt Clear Register Field

Bits	Field Name	Description	
31:0		1 = Clear pending bit 0 = Leave pending bit unchanged (default)	
Table 14.19 Interrupt Clear Register Field Descriptions			

79RC32334/332 User Reference Manual

0

# **Register Group Settings**

## **Register Group 0 Settings**

Group '0' is a special set of registers used as a starting point to determine which group to service. Each interrupt indicated in group '0' is also included in groups 1 through 14.

Bit	Register Group 0	Expansion Register Setting
14	Interrupt Controller[14]	Indicates that the group indicated has at
13	Interrupt Controller[13]	least one active, unmasked interrupt source
12	Interrupt Controller[12]	
11	Interrupt Controller[11]	
10	Interrupt Controller[10]	
09	Interrupt Controller[9]	
08	Interrupt Controller[8]	
07	Interrupt Controller[7]	
06	Interrupt Controller[6]	
05	Interrupt Controller[5]	
04	Interrupt Controller[4]	
03	Interrupt Controller[3]	
02	Interrupt Controller[2]	7
01	Interrupt Controller[1]	7

#### Table 14.20 Group 0 Register Settings

#### **Register Group 1 Settings**

Bit	Register Group 1	Expansion Register Setting
13:01	Reserved. Must be written as '0'. Returns '0' when read.	
00	Bus Error (Group 1) bits are set	

Table 14.21 Group 1 (Bus Error) Register Settings

#### **Register Group 2 Settings**

**Note:** Only PIO pins 10:0 have a direct active low interrupt connection.

Bit	Register Group 2	Expansion Register Setting
11	PIO[10] is low	"1" if any of Parallel I/O (Group 2) bits are set
10	PIO[9] is low	-
09	PIO[8] is low	
08	PIO[7] is low	
07	PIO[6] is low	
06	PIO[5] is low	
05	PIO[4] is low	
04	PIO[3] is low	
03	PIO[2] is low	
02	Reserved	
01	PIO[1] is low	
00	PIO[0] is low	

Table 14.22 Group 2 (PIO Low) Register Settings

#### **Register Group 3 Settings**

Note: Only PIO pins 6:0 have a direct active high interrupt connection.

Bit	Register Group 3	Expansion Register Setting
07	PIO[6] is high	"1" if any of PIO High (Group 3) bits are set
06	PIO[5] is high	
05	PIO[4] is high	
04	PIO[3] is high	
03	PIO[2] is high	
02	Reserved	
01	PIO[1] is high	
00	PIO[0] is high	

#### Table 14.23 Group 3 (PIO High) Register Settings

#### **Register Group 4 Settings**

Bit	Register Group 4	Expansion Register Setting
07	Timer7 Rollover Interrupt for ColdReset	"1" if any of the Timer Rollover Interrupt
06	Timer6 Rollover Interrupt for DramRefresh	(Group 4) bits are set
05	Timer5 Rollover Interrupt for IP BusTimeout (BusError)	
04	Timer4 Rollover Interrupt for CPU BusTimeout (BusError)	
03	Timer3 Rollover Interrupt for Watchdog (uses ColdReset_n instead of Reset_n)	
02	Timer2 Rollover Interrupt	
01	Timer1 Rollover Interrupt	
00	Timer0 Rollover Interrupt	

Table 14.24 Group 4 (Timer Rollover Interrupt) Register Settings

## **Register Group 5 Settings**

Bit	Register Group 5	Expansion Register Setting
02	UART0 Interrupt 2 RxRdy	"1" if any of the UART0 (Group 5) bits are
01	UART0 Interrupt 1 TxRdy	set
00	UART0 Interrupt 0 IIR(0)	

Table 14.25 Group 5 (UART 0 Interrupt) Register Settings

#### **Register Group 6 Settings**

Bit	Register Group 6	Expansion Register Setting
02	UART1 Interrupt 2 RxRdy	"1" if any of the UART1 (Group 6) bits are set
01	UART1 Interrupt 1 TxRdy	
00	UART1 Interrupt 0 IIR(0)	

Table 14.26 Group 6 (UART 1 Interrupt) Register Settings

#### **Register Group 7 Settings**

Bit	Register Group 7	Expansion Register Setting
04	DMA Ch0 DMA Clear Interrupt	"1" if any of the DMA Ch0 Interrupt 0
03	DMA Ch0 DMA Transaction Complete	(Group 7) bits are set
02	DMA Ch0 Descriptor Not Owned Error Interrupt	
01	DMA Ch0 End Too Early Error Interrupt	
00	DMA Ch0 Done Interrupt	

Table 14.27 Group 7 (DMA Memory2I/O Interrupt 0) Register Settings

## **Register Group 8 Settings**

Bit	Register Group 8	Expansion Register Setting
04	DMA Ch1 DMA Clear Interrupt	"1" if any of the DMA Ch1 Interrupt 1
03	DMA Ch1 DMA Transaction Complete	(Group 8) bits are set
02	DMA Ch1 Descriptor Not Owned Error Interrupt	
01	DMA Ch1 End Too Early Error Interrupt	
00	DMA Ch1 Done Interrupt	

Table 14.28 Group 8 (DMA Memory2IO Interrupt 1) Register Settings

#### **Register Group 9 Settings**

Bit	Register Group 9	Expansion Register Setting
04	DMA Ch2 DMA Clear Interrupt	"1" if any of the DMA Ch2 Interrupt 0
03	DMA Ch2 DMA Transaction Complete	(Group 9) bits are set
02	DMA Ch2 Descriptor Not Owned Error Interrupt	
01	DMA Ch2 End Too Early Error Interrupt	
00	DMA Ch2 Done Interrupt	

Table 14.29 Group 9 (DMA PCI Master Interrupt 0) Register Settings

## **Register Group 10 Settings**

Bit	Register Group 10	Expansion Register Setting
04	DMA Ch3 DMA Clear Interrupt	"1" if any of the DMA Ch3 Interrupt 1
03	DMA Ch3 DMA Transaction Complete	(Group 10) bits are set
02	DMA Ch3 Descriptor Not Owned Error Interrupt	
01	DMA Ch3 End Too Early Error Interrupt	
00	DMA Ch3 Done Interrupt	

 Table 14.30
 Group 10 (DMA PCI Master Interrupt 1) Register Settings

#### **Register Group 11 Settings**

Group 11 pending interrupts indicate a PCI controller error condition as detailed in Table 12.10 in the PCI Controller Interrupt Pending Register 11 section of Chapter 12, PCI Interface Controller.

Bit	Register Group 11	Expansion Register Setting
03	PCI Controller Interrupt 3	"1" if any of the PCI Controller (Group 11) bits are set
02	PCI Controller Interrupt 2	
01	PCI Controller Interrupt 1	
00	PCI Controller Interrupt 0	

Table 14.31 Group 11 (PCI Controller) Register Settings

#### **Register Group 12 Settings**

When PCI is in the Satellite Mode, Pending Interrupts in Register 12 affect the PCI Interrupt pin. This register does not affect the internal cpu\_int\_n[3] signal directly. The output always goes to bit 12 of the Interrupt0 Register, which then may be masked/unmasked to cause the internal cpu\_int\_n[3] signal to assert.

**Note:** The pci\_interrupt\_n (pci\_gnt\_n[2]) signal is internally synchronized with the pci\_clk signal twice. And as such the output propagation is relative to the rising edge of pci\_clk instead of cpu\_masterclk.

Bit	Register Group 12	Expansion Register Setting					
15	PCI CPU2PCI Mailbox Interrupt 3	"1" if any of the External Interrupt (Group					
14	PCI CPU2PCI Mailbox Interrupt 2	12) bits are set					
13	PCI CPU2PCI Mailbox Interrupt 1						
12	PCI CPU2PCI Mailbox Interrupt 0						
11	DMA MEM2IO Descriptor Not Owned Error Interrupt 1						
10	DMA MEM2IO End Too Early Error Interrupt 1						
09	DMA MEM2IO Done Interrupt 1						
08	DMA MEM2IO Descriptor Not Owned Error Interrupt 0						
07	DMA MEM2IO End Too Early Error Interrupt 0	]					
06	DMA MEM2IO Done Interrupt 0						
05	UART1 Interrupt 2 <sup>1</sup>	]					
04	UART1 Interrupt 1 <sup>1</sup>						
03	UART1 Interrupt 0 <sup>1</sup>	]					
02	UART0 Interrupt 2	"1" if any of the External Interrupt (Group					
01	UART0 Interrupt 1	12) bits are set					
00	UART0 Interrupt 0						

<sup>1.</sup> Not in RC32332.

# Table 14.32 Group 12 Register Settings

#### **Register Group 13 Settings**

Group 13 pending interrupts indicate a PCI controller PCI initiated interrupt to the RC32334 CPU, as detailed in Chapter 12, Table 12.12.

Bit	Register Group 13	Expansion Register Setting
03	PCI PCI2CPU Mailbox Interrupt 3	"1" if any of the PCI PCI12CPU Mailbox (Group
02	PCI PCI2CPU Mailbox Interrupt 2	13) bits are set
01	PCI PCI2CPU Mailbox Interrupt 1	
00	PCI PCI2CPU Mailbox Interrupt 0	

Table 14.33 Group 13 Register Settings


#### **Register Group 14 Settings**


Bit	Register Group 14	Expansion Register Setting	
00	SPI Interrupt 0	"1" if the SPI (Group 14) bits are set	

Table 14.34 Group 14 Register Settings


# **Timing Diagrams**


For the timing of various transactions asserting/de-asserting internal cpu\_int\_n[3], see Figures 14.6 through 14.9. The timing behaviors of transactions asserting/de-asserting PCI are shown in Figures 14.10 and 14.11. The timing requirements for cpu\_int\_n[5,4,2,1,0] and cpu\_nmi\_n are shown in Figure 14.12.
















Figure 14.12 CPU Interrupts

# **RC32334 Interrupt Flow**

## **1. Initialize Interrupts**

- 1. Disable CPU CP0 Status Register Global Interrupt Enable Bit.
- Enable CPU CP0 Status Register Interrupt Mask Bit 3. (Optionally disable the other seven CPU interrupts.)
- 3. Enable the appropriate RC32334 Expansion Interrupt Mask Register Bit. (Optionally disable the other interrupt mask bits.)
- 4. Clear the appropriate RC32334 Expansion Interrupt Clear Register Bit (for all unmasked interrupt bits).
- 5. Enable CPU CP0 Status Register Global Interrupt Enable Bit.

## 2. Wait for Interrupt

- 1. Hardware Interrupt generated by pulsing the appropriate signal/pin low for at least 1.0 clock, either internally or externally; or by Software writing to the appropriate Pending Interrupt Register Bit.
- 2. The RC32334 Expansion Interrupt hardware will set the appropriate Expansion Interrupt Pending Bit. The Pending Bit will remain set until Software clears it.
- If the appropriate Expansion Interrupt Mask Bit is not set, then no further hardware action occurs, otherwise an internal interrupt is sent to Expansion Interrupt Register set 0 and to the RC32334 cpu\_int\_n pin.
- 4. The internal cpu\_int\_n signal asserts and on a clock by clock basis asserts the internal CPU interrupt port causing it to assert the CPU CP0 Cause Register Interrupt Pending Bit 3. The cpu\_int\_n pin remains asserted until Software clears the appropriate Expansion Interrupt Pending Bit (or disables the appropriate Expansion Interrupt Mask bit).
- 5. If the CPU CP0 Status Register Interrupt Mask Bit 3 is enabled, then CPU takes exception and jumps to Exception Vector. CPU CP0 Status Register Global Interrupt Enable Bit is automatically disabled.

## 3. Software Interrupt Service Routine (ISR)

- 1. If Software ISR read of CPU CP0 Cause Register Interrupt Pending Bit 3 is set, then continue with ISR.
- 2. If Software ISR read of the appropriate RC32334 Expansion Interrupt Pending Register Bit is
- 3. set, then continue with ISR.
- 4. Clear the appropriate interrupt source (device dependent, for instance read UART data), causing the interrupt source to become de-asserted.
- 5. Clear the appropriate RC32334 Expansion Interrupt Clear Register Bit. If no other non-masked interrupts exist, this will cause the RC32334 pin to de-assert.
- 6. Either check for more interrupts or return from exception (ERET instruction automatically re-enables CPU CP0 Status Register Global Interrupt Enable Bit).

## **Optional Algorithm for Priority Interrupts**

The first Expansion Interrupt Register set 0 combines the interrupt output from each of the other Expansion Interrupt Register sets. If Expansion Register set 0 is used, then the Software ISR can more quickly find the cause of an expansion interrupt by then jumping directly to the Expansion Interrupt Pending Register that has a Register set 0 Interrupt Pending bit pending. In this case, after receiving the interrupt, do the following:

- 1. Service all the interrupts associated with the Expansion Interrupt Set and clear the original causes.
- 2. Clear the Interrupt Pending bits using the Expansion Interrupt set's Interrupt Clear Register.
- 3. Clear the appropriate Expansion Interrupt Register set 0 entry using Interrupt Clear Register 0.

## **Optional Algorithm for Non-Prioritized Interrupts**

The first Expansion Interrupt Register 0 set can be ignored (masked out) in which case the Software ISR simply checks each Expansion Interrupt Pending Register in a linear search.



Notes

# Introduction

The RC32334 provides software programmable I/O (PIO) pins, so that unused pins can be used as general purpose discrete I/O pins. As such, if a pin's function—for example, Timer Output—is not required, then that pin can be programmed for use as a general purpose PIO pin.

Once programmed to a general purpose function, pins can then be software programmed as inputs or outputs. When set in the output mode, the pin's value becomes software programmable. When set to the input mode, the pins are software readable. This chapter provides the signal descriptions, register mapping, and programming information needed to use this software programmable feature.

# **Features**

- 16<sup>1</sup> peripheral pins, reusable as PIO pins
- Bidirectional pins
- Output pins can be programmed hi/low, in parallel
- Input pins can be read in parallel.

# **Overview**

The RC32334's PIO pins are programmable in both the input and output directions. When programming to the input mode, data from the input pin are read by the RC32300 CPU core as required. In the output mode, data can also control the output level of the pin at any time. The default state of most pins is input.

PIO pins are multiplexed between peripheral and general purpose use, as shown in the signal definition tables that follow. As such, PIO pins on unused peripherals can be reused on a system basis for the following general purpose uses:

- as a parallel port
- as an interrupt input/output from or to another device
- as status input/output from or to another device.

Switching between the four possible modes is accomplished through the following general algorithm:


- 1. Optional reset initialization by use of external pull-ups/pull-downs.
- 2. Write the PIO Direction Register bits to be in the input mode.
- 3. Write the PIO Function Register bits to the desired mode.
- 4. Write the PIO Direction Register bits to the desired mode.
- 5. The PIO Data register is ready for reading and writing and the internal peripherals are ready.

<sup>1.</sup> The RC32332 includes 12 PIO pins.



# **Block Diagram**

Figure 15.1 shows the PIO block diagram and Figure 15.2 shows the PIO bit-slice block diagram.



# **Performing Initialization Programming**

**Peripheral Function Input mode:** At reset, the Input mode is the default state for most of the pins; therefore, no additional programming is necessary and the PIO pins are ready for use by the internal peripheral. However, in the case where the default is set to the Output mode, perform the following steps:

- 1. Write the PIO Direction register bits to be in the Input mode.
- 2. The PIO Function bits are already in the Function mode.
- 3. The PIO pins are ready for use by the internal peripheral.

**Peripheral Function Output mode:** At reset, some pins may be defaulted to the output mode and are ready for use by the internal peripheral. However, in the case where the default has been set to the Input mode, perform the following steps:

- 1. Optional reset initialization by use of external pull-ups/pull-downs.
- 2. Write the PIO Direction Register bits to be in the Output mode.
- 3. The PIO Function Register bits are already in the Function mode.
- 4. The PIO pins are ready for use by the internal peripheral.

**General Purpose Input mode:** Program the unused pins for use in the general purpose Input mode function using the following steps:

- 1. Write the PIO Function Register bits to the General Purpose mode, so that unused internal peripheral ports will be internally driven to their de-asserted value.
- 2. If the pin is an output by default, write the PIO Direction Register bits to be in the Input mode.
- 3. The PIO Data Register is ready for reading.

**General Purpose Output mode:** Program unused pins for use in the general purpose output mode function using the following steps:

- 1. Initialize optional reset by use of external pull-ups/pull-downs.
- 2. Write the PIO Function Register bits to be in the General Purpose mode.
- 3. Write the PIO Direction Register bits to be in the Output mode.
- 4. The PIO Data Register is ready for writing.

**Note 1:** Pins that are not in the general purpose output mode automatically mask their respective Data Register bits from being written.

**Note 2:** When switching from the input mode to the output mode, the output will initially drive the value registered by the Data Register, 1 clock previous to the input to output transition.

# **Signal Definitions**

The signals listed in the tables that follow control the Serial Mode Protocol, UART Interface, Timer and DMA Interface functions. Any active-low signals are noted by an \_n. The alternate pin names—including PIO multiplexed pins—and descriptions are also listed next to the main signal name. For a summary of the differences between alternate PIO names in the RC32334 and RC32332, refer to Appendix G, Tables G.2 and G.3.

SPI Interface	Туре	Alternate	Descriptions
spi_mosi	I/O	pio[10]	SPI Data Output Serial mode: Output pin from RC32334 as an Input to a Serial Chip for the Serial data input stream. PCI satellite mode: Output pin from RC32334 that connects as an Input to a Serial Chip for the Serial data input stream for loading PCI Configuration Registers in the RC32334 Reset Initialization Vector PCI boot mode. Alternate function: PIO[10]. Defaults to the output direction at reset time.

 Table 15.1 Serial Mode Protocol/Alternate Signal Descriptions (Part 1 of 2)

## **Signal Definitions**

# Notes

SPI Interface	I Interface Type Alternate		Descriptions
spi_miso	I/O	pio[7]	SPI Data Input Serial mode: Input pin to RC32334 from the Output of a Serial Chip for the Serial data output stream. PCI satellite mode: Input pin from RC32334 that connects as an output to a Serial Chip for the Serial data output stream for loading PCI Config uration Registers in the RC32334 Reset Initialization Vector PCI boot mode. Defaults to input direction at reset time. Alternate function: PIO[7].
spi_sck	I/O	pio[9]	SPI Clock Serial mode: Output pin for Serial Clock. PCI satellite mode: Output pin for Serial Clock for loading PCI Configu ration Registers in the RC323334 Reset Initialization Vector PCI boot mode. Alternate function: PIO[9]. Defaults to the output direction at reset time
spi_ss_n	I/O	pio[8]	SPI Chip Select Output pin selecting the serial protocol device as opposed to the PCI satellite mode EEPROM device. Alternate function: PIO[8]. Defaults to the output direction at reset time

Table 15.1 Serial Mode Protocol/Alternate Signal Descriptions (Part 2 of 2)

16550 UART Interface	Туре	Alternate Signals	Descriptions
uart_rx[0] uart_rx[1]	I/O	pio[6] pio[4]	UART Receive Data Bus UART mode: Each UART channel receives data on their respective input pin.
uart_tx[0] uart_tx[1]	I/O	pio[5] pio[3]	UART Transmit Data Bus Recommend external pull-up. UART mode: Each UART channel sends data on their respective output pin. Note that these pins default to inputs at reset time and must be programmed via the PIO interface before being used as UART outputs.
uart_cts_n[0] <sup>1</sup> uart_dsr_n[0] <sup>1</sup> uart_dtr_n[0] <sup>1</sup> uart_rts_n[0] <sup>1</sup>	I/O I/O I/O I/O	pio[15] pio[14] pio[13] pio[12]	UART Transmit Data Bus UART mode: Data bus modem control signal pins for UART channel 0 PIO mode: These pins are also multiplexed as PIO pins.

Table 15.2 UART Interface/Alternate Signal Descriptions

<sup>1.</sup> Not in the RC32332.

Timer/Counter	Туре	Alternate Signal	Description
timer_tc_n[0] <sup>1</sup>	I/O	pio[2]	Timer Terminal Count Overflow Negated Output indicating that the timer has reached its count compare value and has overflowed back to zero.

Table 15.3 Timer/Alternate Signal Descriptions

<sup>1.</sup> Not in the RC32332.

#### Notes

DMA Interface	Туре	Alternate Signal	Description
dma_ready_n[0] dma_ready_n[1] <sup>1</sup>	I/O	pio[1], dma_done_n[0] pio[0], dma_done_n[1] <sup>1</sup>	DMA Ready Negated Bus Requires external pull-up. Input pin for general purpose DMA channels[1:0] that can initiate the next data in the current DMA descriptor frame.
dma_done_n[1:0]	I/O	dma_ready_n[1:0]	DMA Done Requires external pull-up. Input pin for general purpose DMA channels[1:0] that can terminate the current DMA descriptor frame.

**Register Mapping and Definitions** 

Table 15.4 DMA Interface/Alternate Signal Descriptions

<sup>1.</sup> Not in the RC32332.

PCI Interface	Туре	Alternate Signal	Description
pci_eeprom_cs	I/O	pci_gnt_n[1], pio[11]	PCI EEPROM Chip Select
pci_gnt_n[1]	I/O	pci_eeprom_cs, pio[11]	PCI Bus Grant # 1 Negated

Table 15.5 PIO Interface/Alternate Signal Descriptions

# **Register Mapping and Definitions**

Programming PIO pins to be used in the Peripheral Function Input/Output or General Purpose Input/ Output modes is handled through initialization and setup of the PIO Data, PIO Direction Control, and PIO Function Control registers. The address mapping for each register is listed in Table 15.6. Each register's description includes the default value.

Base Address	Register Name	Offset Address	Effective Address
	PIO Data Register 0	00	
1800_0600	PIO Direction Control Register 0	04	Base + Offset
	PIO Effect Select Control Register 0	08	
	PIO Data Register 1	00	
1800_0610	PIO Direction Control Register 1	04	
	PIO Effect Select Control Register 1	08	
1800_060C	PIO New Feature Register 0	0C	
1800_060C	PIO New Feature Register 1	1C	

#### Table 15.6 PIO Register Address Map

PIO register set 0 adds alternative PIO usage to the SPI, UART data, timer, and DMA pins.

PIO register set 1 adds alternative PIO usage to the modem control of UART0. Added are: uart\_cts\_n[0], uart\_dsr\_n[0], uart\_dtr\_n[0], uart\_rts\_n[0] pins via PIO register set 1 (starting at physical address 0x18000610) bits 4:1 respectively. All modem signals default to inputs. Systems may optionally use external pull-ups or pull-downs to initialize pins that are to be used as outputs.

PIO register set 1 also adds PCI EEPROM writeability to the PCI EEPROM by allowing pci\_eeprom\_cs to be controlled from a software bit-blasting driver. The pci\_eeprom\_cs signal defaults to an output.

#### **PIO Data Register 0**

Bits in this register clock data from the pins, if set in the input direction or the special function mode. Bits can only be written if that bit is in both the output direction and general purpose mode. Figure 15.3 illustrates the fields of PIO Data Register 0, and Tables 15.7 and 15.8 describe the fields.

## Notes

31	11	10	9	8	7	6	5	4	3	2	1	0
	spi_mosi	spi_sck	spi_ss_n	spi_miso	uart_rx[0]	uart_tx[0]	uart_rx[1]	uart_tx[1]	timer_ tc_n[0]	Reserved	dma_ ready_ n[0]	dma_ ready_ n[1]
	pio[10]	pio[9]	pio[8]	pio[7]	pio[6]	pio[5]	pio[4]	pio[3]	pio[2]		pio[1]	pio[0]

**Register Mapping and Definitions** 

#### Figure 15.3 PIO Data Register 0 Fields

Note: timer\_tc\_n[0], uart\_rx[1], and uart\_tx[1], shown in Figure 15.3, are not in the RC32332.

Bit	Field	d	Description
31:12	Reserved to 1		Requires 1 to be written in these fields
11	spi_mosi	pio[10]	
10	spi_sck	pio[9]	SPI control functions brought to external pins
9	spi_ss_n	pio[8]	
8	spi_miso	pio[7]	
7	uart_rx[0]	pio[6]	
6	uart_tx[0]	pio[5]	
5	uart_rx[1] <sup>1</sup>	pio[4]	UART data brought to external pins
4	uart_tx[1] <sup>1</sup>	pio[3]	
3	timer_tc_n[0] <sup>1</sup>	pio[2]	Timer function brought to external pin
2	Reserved to 1		Requires 1 to be written to this field
1	dma_ready_n[0	] pio[1]	DMA control functions brought to external pins
0	dma_ready_n[1	] pio[0]	

Table 15.7 PIO Data Register 0 Field Description

<sup>1.</sup> Not in the RC32332.

Bit	Description						
31:0	PIO Data Reg	gister 0					
		Value	Description	]			
		1	PIO pin is high (default)				
		0	PIO pin is low				

 Table 15.8 PIO Data Register 0 High/Low Descriptions

#### **PIO Data Register 1**

Bits in this register clock data from the pins, if set in the input direction or the special function mode. Bits can only be written if that bit is in both the output direction and general purpose mode. Figure 15.4 illustrates the fields of PIO Data Register 1, and Tables 15.9 and 15.10 describe the fields.

31		4	3	2	1	0
	Reserved	uart_cts_n[0]	uart_dsr_n[0]	uart_dtr_n[0]	uart_rts_n[0]	pci_eeprom_cs
		pio[15]	pio[14]	pio[13]	pio[12]	pio[11]

Figure 15.4 PIO	Data	<b>Register 1</b>	Fields
-----------------	------	-------------------	--------

# Notes

**Note:** uart\_cts\_n[0], uart\_dsr\_n[0], uart\_dtr\_n[0], and uart\_rts\_n[0], shown in Figure 15.4, are not in the RC32332.

**Register Mapping and Definitions** 

Bit	Field		Description	
31:5	Reserved to 1		Requires 1 to be written in these fields	
4	uart_cts_n[0] <sup>1</sup>	pio[15]		
3	uart_dsr_n[0] <sup>1</sup>	pio[14]	UART modem control functions brought to external pins	
2	uart_dtr_n[0] <sup>1</sup>	pio[13]		
1	uart_rts_n[0] <sup>1</sup>	pio[12]		
0	pci_eeprom_cs	pio[11]	PCI EEPROM chip select brought to external pin	

Table 15.9 PIO Data Register 1 Field Description

<sup>1.</sup> Not in the RC32332.

Bit		Description					
31:0	PIO Data Register 1						
		Value	Description				
		1	PIO pin is high (default)				
		0	PIO pin is low				
		L	I	1			

Table 15.10 PIO Data Register 1 High/Low Descriptions

#### **PIO Direction Register 0**

This 32-bit register programs the Input/Output modes for both the general purpose and special function modes. When programmed to the input mode, data from the input pin can be read by the RC32300 CPU core as required. When in the output mode, data can also control the output level of the pin at any time. Figure 15.5 illustrates the fields of PIO Direction Register 0, and Tables 15.11 and 15.12 describe the fields.

31	11	10	9	8	7	6	5	4	3	2	1	0
	spi_mosi	spi_sck	spi_ss_n	spi_miso	uart_rx[0]	uart_tx[0]	uart_rx[1]	uart_tx[1]	timer_ tc_n[0]	Reserved	dma_ ready_ n[0]	dma_ ready_ n[1]
	pio[10]	pio[9]	pio[8]	pio[7]	pio[6]	pio[5]	pio[4]	pio[3]	pio[2]		pio[1]	pio[0]

#### Figure 15.5 PIO Direction Register 0 Fields

Note: timer\_tc-n[0], uart\_rx[1], and uart\_tx[1], shown in Figure 15.5, are not in the RC32332.

Bit	Field		Description
31:12	Reserved to 0		Requires 0 to be written in these fields
11	spi_mosi	pio[10]	
10	spi_sck	pio[9]	SPI control functions brought to external pins
9	spi_ss_n	pio[8]	
8	spi_miso	pio[7]	

Table 15.11 PIO Function Direction Register 0 Field Description (Part 1 of 2)

## Notes

Bit	Field		Description
7	uart_rx[0]	pio[6]	
6	uart_tx[0]	pio[5]	
5	uart_rx[1] <sup>1</sup>	pio[4]	UART data brought to external pins
4	uart_tx[1] <sup>1</sup>	pio[3]	
3	timer_tc_n[0] <sup>1</sup>	pio[2]	Timer function brought to external pin
2	Reserved to 0		Requires 0 to be written in this field
1	dma_ready_n[0]	pio[1]	DMA control functions brought to external pins
0	dma_ready_n[1]	pio[0]	

 Table 15.11
 PIO Function Direction Register 0 Field Description (Part 2 of 2)

 <sup>1.</sup> Not in the RC32332.

Bit		Description						
31:0	PIO	Direction	Register 0					
		Value	Description					
		1	PIO pin is an output (default for pci_eeprom_cs, spi_mosi, spi_sck, spi_cs)					
		0	PIO pin is an input (default for most pins)					
			·					

#### Table 15.12 PIO Direction Register 0 Input/Output Descriptions

#### **PIO Direction Register 1**

This 32-bit register programs the Input/Output modes for both the general purpose and special function modes. When programmed to the input mode, data from the input pin can be read by the RC32300 CPU core as required. When in the output mode, data can also control the output level of the pin at any time. Figure 15.6 illustrates the fields of PIO Direction Register 1, and Tables 15.13 and 15.14 describe the fields.

31		4	3	2 1		0	
	Reserved	uart_cts_n[0]	uart_dsr_n[0]	uart_dtr_n[0]	uart_rts_n[0]	pci_eeprom_cs	
		pio[15]	pio[14]	pio[13]	pio[12]	pio[11]	

#### Figure 15.6 PIO Direction Register 1 Fields

**Note:** uart\_cts\_n[0], uart\_dsr\_n[0], uart\_dtr\_n[0], and uart\_rts\_n[0], shown in Figure 15.6, are not in the RC32332.

Bit	Field	I	Description		
31:5	Reserved to 0		Requires 0 to be written in these fields		
4	uart_cts_n[0] <sup>1</sup>	pio[15]			
3	uart_dsr_n[0] <sup>1</sup> pio[14]		UART modem control functions brought to external pins		
2	uart_dtr_n[0] <sup>1</sup>	pio[13]	UART modem control functions brought to external pins		
1	uart_ctr_n[0] <sup>1</sup> pio[13] uart_rts_n[0] <sup>1</sup> pio[12]				
0	pci_eeprom_cs	pio[11]	PCI EEPROM chip select brought to external pin		

Table 15.13 PIO Direction Register 1 Field Description

<sup>1.</sup> Not in the RC32332.

Bit		Description						
31:0	PIO	Direction	Register 1					
		Value	Description					
		1	PIO pin is an output (default for pci_eeprom_cs, spi_mosi, spi_sck, spi_cs)					
		0	PIO pin is an input (default for most pins)					

Table 15.14 PIO Direction Register 1 Input/Output Description
---

#### **PIO Function Select Register 0**

When in the input direction, the pin goes to the general purpose data bit regardless of the value in the Function Select Field; however, if the Function Select Field is selected, the pin also goes to the internal module. If the Function Select Field is not selected, then the internal module input is held de-asserted high. When in the output direction, the pin is generated from either the internal module or the data register, depending upon the value of the PIO Function Select Bit Field. Figure 15.7 illustrates the fields of PIO Function Select Register 0, and Tables 15.15 and 15.16 describe the fields.

	31	11	10	9	8	7	6	5	4	3	2	1	0
		spi_mosi	spi_sck	spi_ss_n	spi_miso	uart_rx[0]	uart_tx[0]	uart_rx[1]	uart_tx[1]	timer_ tc_n[0]	Reserved	dma_ ready_ n[0]	dma_ ready_ n[1]
		pio[10]	pio[9]	pio[8]	pio[7]	pio[6]	pio[5]	pio[4]	pio[3]	pio[2]		pio[1]	pio[0]
1													

#### Figure 15.7 PIO Function Select Register 0 Fields

Note: timer\_tc\_n[0], uart\_rx[1], and uart\_tx[1], shown in Figure 15.7, are not in the RC32332.

Bit	Field		Description			
31:12	Reserved to 1		Requires 1 to be written in these fields			
11	spi_mosi	pio[10]				
10	spi_sck pio[9]		SPI control functions brought to external pins			
9	spi_ss_n	pio[8]				
8	spi_miso	pio[7]	1			

Table 15.15 PIO Function Select Register 0 Field Description (Part 1 of 2)

#### Notes

Bit	Field		Description
7	uart_rx[0]	pio[6]	
6	uart_tx[0]	pio[5]	
5	uart_rx[1] <sup>1</sup>	pio[4]	UART data brought to external pins
4	uart_tx[1] <sup>1</sup>	pio[3]	
3	timer_tc_n[0] <sup>1</sup>	pio[2]	Timer function brought to external pin
2	Reserved to 1		Requires 1 to be written in this field
1	dma_ready_n[0]	pio[1]	DMA control functions brought to external pins
0	dma_ready_n[1]	pio[0]	

 Table 15.15
 PIO Function Select Register 0 Field Description (Part 2 of 2)

 <sup>1</sup>. Not in the RC32332.

Bit		Description						
31:0	PIO I	Function S	elect Register 0					
		Value	Description					
		1	PIO pin is a special function pin connected to/from an internal module (default)					
		0	PIO pin is a general purpose pin					

#### Table 15.16 PIO Special Function/General Purpose Select Register 0 Description

#### **PIO Function Select Register 1**

When in the input direction, the pin goes to the general purpose data bit regardless of the value in the Function Select Field; however, if the Function Select Field is selected, the pin also goes to the internal module. If the Function Select Field is not selected, then the internal module input is held de-asserted high. When in the output direction, the pin is generated from either the internal module or the data register, depending upon the value of the PIO Function Select Bit Field. Figure 15.7 illustrates the fields of the PIO Function Select Register 1, and Tables 15.17 and 15.18 describe the fields.

31		4	3	2	1	0	
	Reserved	uart_cts_n[0]	uart_dsr_n[0]	uart_dtr_n[0]	uart_rts_n[0]	pci_eeprom_cs	
		pio[15]	pio[14]	pio[13]	pio[12]	pio[11]	

#### Figure 15.8 PIO Function Select Register 1 Fields

**Note:** uart\_cts\_n[0], uart\_dsr\_n[0], uart\_dtr\_n[0], and uart\_rts\_n[0], shown in Figure 15.8, are not in the RC32332.

Bit	Field		Description	
31:5	Reserved to 1		Requires 1 to be written in these fields	
4	uart_cts_n[0] <sup>1</sup>	pio[15]	UART modem control functions brought to external pins	
3	uart_dsr_n[0] <sup>1</sup>	pio[14]		
2	uart_dtr_n[0] <sup>1</sup>	pio[13]		
1	uart_rts_n[0] <sup>1</sup>	pio[12]		
0	pci_eeprom_cs	pio[11]	PCI EEPROM chip select brought to external pin	

 Table 15.17 PIO Function Select Register 1 Field Description

 <sup>1.</sup> Not in the RC32332.

Bit	Description				
31:0	PIO Functi	on Select Register 1			
	Value	Description			
	1	PIO pin is a special function pin connected to/from an internal module (default)			
	0	PIO pin is a general purpose pin			



#### **New Feature Register**

New Feature Register 0

When the New Feature field is selected, the entire group of pins associated with PIO Register Set 0 becomes synchronized with double register sampling using the system clock.

New Feature Register 1

When the New Feature field is selected, the entire group of pins associated with PIO Register Set 1 becomes synchronized with double register sampling using the system clock.

Reserved New feature mode	31	1	0
	Reserved		New feature mode

Figure 15.9 PIO New Feature Register Fields

Bits	Field Name	Description		
31:1	Reserved to 0	Requires 0 to be written in these fields		
0	New Feature Mode			
		Value	Description	
		1	New Feature mode: Adds double registering syn- chronization on external inputs.	
		0 Backward compatibility mode		


 Table 15.19
 PIO New Feature Register Field Description

#### Programmable I/O (PIO) Controller

#### Notes

## **Timing Diagrams**

In Figure 15.10 and Figure 15.11, timing for pio[7:6] is shown. Note that the timing for all other PIO signals, pio[15:8] and pio[5:0], is similar when the appropriate PIO Data Register and its bit fields are read or written.



**Timer Controller** 

# 

## Notes

## Introduction


In addition to the timer on the RC32300 CPU core, the RC32334 has eight on-chip timers: Three general purpose timers and five timers that are optionally dedicated to Watchdog, CPU bus timeout, IP bus timeout, SDRAM refresh, and WarmReset. These eight timers are different and in addition to the timer available on the RC32300 CPU core as part of CP0. These eight system timers count on each system clock beginning from zero, timing out after reaching a programmable compare value and resetting to zero automatically. Uses for these timers include real-time clock, cascaded real-time clock and time-slice clock.

## **Features**

- 3 general purpose 32-bit timers
- 5 8/16-bit peripheral dedicated timers available for general reuse
- Programmable compare/count roll over value
- Selectable count mode versus input gate mode for timer0 and timer1
- Timer 0 internally cascaded to Timer 1.

## **Block Diagram**

Figure 16.1 and Figure 16.2 show the Timing block diagram and Individual Timer Core block diagram, respectively.






Figure 16.2 Diagram of Individual Timer Core

## **Overview**

The general purpose timers, Timer 0 and Timer 1, can be used as a **real-time clock**. To meet real-time clock periods of 1 day or less, the timer 1 (internal signal timer\_gate\_n[1]) port is internally connected to the timer 0 (internal signal timer\_tc\_n[0]) port. This cascades the overflow count from Timer 0 into the effective clock for Timer 1, thus allowing a 64-bit count. General purpose Timer 2 can be used as a **Time-Slice clock**. The general purpose timers are organized as:

- count register [31:0]
- compare register [31:0]
- control register[1] gate/timer bit
- control register[0] enable bit

In addition to the general purpose Timer 0, Timer 1, and Timer 2, there are five separate dedicated timers for Watchdog, CPU bus time-out, IP bus time-out, SDRAM refresh, and WarmReset. WarmReset Timer 7 is used to count out clocks between the de-assertion of ColdReset\_n and the de-assertion of Reset\_n.

The timers are reset to  $0 \times 0000_{-}0000$  and count up to and equal to the value in their respective compare register. For the 1 clock of compare, tc\_n is asserted. The output pin for timers 0 and 1 are synchronized (delayed) by one clock. At this point, the Count rolls over back to  $0 \times 0000_{-}0000$ . Note that Timer 7 is reset during a cold reset but not a warm reset.

Timers 0 and 1 contain an input gate mode, which uses the timer\_gate\_n pin as a clock enable for the timer ticks. The input is not synchronized (delayed) by the clock and feeds directly into the counter. To use the timer pins, the PIO Direction Register of the PIO Controller must first be programmed (for programming specifics of the PIO Direction Register, see Chapter 15). The default function is the timer\_gate\_n input pin. Timer pin functions are described in Table 16.1.

Timer 3 can only be used as a general purpose timer if the IP Bus Bridge Bus Error Control Register has the Watchdog Enable bit disabled. Timers 4 and 5 can only be used as general purpose timers if the IP Bus Bridge Bus Error Control Register has the CPU BusError and/or IP BusError Enable bits disabled, respectively.

## **Signal Definitions**

Timer/Counter	Туре	Alternative Signals	Descriptions
timer_tc_n[0]	I/O	pio[2], timer_gate_n[0]	Terminal count mode (timer_tc_n): Output indicating that the timer has reached its count compare value and has overflowed back to 0.
timer_gate_n[0]	I/O	timer_tc_n[0], pio[2]	Gate mode (timer_gate_n): input indicating that the timer may count one tick on the next clock edge.

Table 16.1 Pin Definitions for the Timer/Counter Signals

## **Register Mapping**

The register sets for Timers 0 through 3 are mapped as listed in Table 16.2, Table 16.3 and Table 16.4. Register sets for the five timers dedicated to peripherals are mapped as listed in Table 16.5, Table 16.6, Table 16.7, Table 16.8, and Table 16.9.

Base Address Register 0	Register Name	Offset Address	Effective Address Register 0
1800_0700	Timer Control Register 0 (32 bits)	00	Base + Offset
	Timer Count Register 0	04	
	Timer Compare Register 0	08	

Table 16.2 Timer Register 0 (General Purpose) Address Map

Base Address<br/>Register 1Register NameOffset<br/>AddressEffective Address<br/>Register 11800\_0710Timer Control Register 1 (32 bits)00Base + OffsetTimer Count Register 104Timer Compare Register 108

Table 16.3 Timer Register 1 (General Purpose) Address Map

Base Address Register 2	Register Name	Offset Address	Effective Address Register 2
1800_0720	Timer Control Register 2 (32 bits)	00	Base + Offset
	Timer Count Register 2	04	
	Timer Compare Register 2	08	

Table 16.4 Timer Register 2 (General Purpose) Address Map

Base Address Register 3	Register Name	Offset Address	Effective Address Register 3
1800_0730	Timer Control Register 3 for Watchdog (32 bits)	00	Base + Offset
	Timer Count Register 3 for Watchdog	04	
	Timer Compare Register 3 for Watchdog	08	

Table 16.5 Register 3 for Watchdog Address Map

Base Address Register 4	Register Name	Offset Address	Effective Address Register 4
1800_0740	Timer Control Register 4 for CPU BusTimeout (BusError) (16-bits)	00	Base + Offset
	Timer Count Register 4 for CPU BusTimeout (BusError)	04	
	Timer Compare Register 4 for CPU BusTimeout (BusError)	08	

 Table 16.6
 Register 4 for CPU Bus Time-out Address Map

Base Address Register 5	Register Name	Offset Address	Effective Address Register 5
1800_0750	Timer Control Register 5 for IP BusTimeout (BusError) (16-bits)	00	Base + Offset
	Timer Count Register 5 for IP BusTimeout (BusError)	04	
	Timer Compare Register 5 for IP BusTime- out (BusError)	08	

Table 16.7 Register 5 for IP Bus Time-out Address Map

Base Address Register 6	Register Name	Offset Address	Effective Address Register 6
1800_0760	Timer Control Register 6 for DRAM Refresh (16-bits)	00	Base + Offset
	Timer Count Register 6 for DRAM Refresh	04	
	Timer Compare Register 6 for DRAM Refresh	08	

Table 16.8 Register 6 for DRAM Refresh Address Map

Base Address Register 7	Register Name	Offset Address	Effective Address Register 7
1800_0770	Timer Control Register 7 for Warm Reset (8-bits)	00	Base + Offset
	Timer Count Register 7 for Warm Reset	04	
	Timer Compare Register 7 for Warm Reset	08	

Table 16.9 Register 7 for Warm Reset Address Map

#### Timer Control Register Description

To meet real-time clock periods of 1 day or less, the internal signal timer\_gate\_n[1] port is internally connected to the internal signal timer\_tc\_n[0] port. (**Note**: on the RC32332, the signal timer\_tc\_n[0] is not present.) This cascades the overflow count from Timer 0 into the effective clock for Timer 1, thus allowing a 64-bit count. **Note**: the five dedicated peripheral timers are hardwired internally to their respective module.





Figure 16.3 Timer Control Register Fields

Bit	Name	Description				
1	Gate/Count	Note that the Ga	te option r	requires that the tc_n_gate_n pin first be set to the	e input direction.	
			Value	Description		
			1	Gated Count		
			0	Timer Count (default)		
0	Enable	Chapter 15 contained or disated		programming specifics of the PIO Direction Regi s with this bit.	ster.	
			Value	Description		
			1	Enabled (default)		
			1	Enabled (default)		

#### **Timer Count Register**

Timers are reset to 0x0000\_0000 and count up to and equal to the value in their respective compare register. For the 1 clock of compare, Tc\_n is asserted. The output pin for timers 0 and 1 are synchronized (delayed) by one clock. The Count then rolls back to 0x0000\_0000.



	Bit	Name	Description
ĺ	31:0	Timer Count	Value of 32-, 16- or 8- bit wide count

Table 16.11 Count Register Fields Descriptions

#### **Timer Compare Register**

Each of RC32334's eight timers count on each system clock, beginning from zero and time out after reaching a programmable compare value, resetting back to zero automatically.


31	0	
	Value of Compare	

#### Figure 16.5 Compare Register Fields

	Bit	Name	Description
_	31:0	Timer Compare	Value of 32-, 16- or 8-bit wide compare

Table 16.12 Compare Register Fields Descriptions

## **Timing Diagrams**






Figure 16.7 timer\_gate\_n Input Causing Timer to Count

**Timing Diagrams** 

# **UART Controller**



Notes

## Introduction


The two UARTs<sup>1</sup> in the RC32334 are 16550 compatible. The 16550 UART is an enhanced version of the 16450 UART. Functionally similar to the 16450, at power-up, the UARTs can be put into the 16550 mode, which then relieves the CPU core of software overhead. This allows execution of 16450 or 16550 compatible software. Two sets of 16-byte buffers are enabled during the 16550 mode: one set in the receive data path and one set in the transmit data path.

At any time during operation, the CPU core can read the UART status information, which includes the type and condition of the transfer operation as well as any error condition (parity, overrun, framing, or break interrupt). A baud rate generator is included that divides down the system clock by 1 to 65K. The baud rate generator provides the 16X clock for driving the transmitter and receiver logic. UART 0 is a full featured 16550 that supports the following features.

- 16-bit independent programmable Bit Rate Generator
- Baud rates from DC to 1.5M
- 16 byte TX FIFO
- 16 byte RX FIFO
- Programmable Data Format
- 5, 6, 7, or 8 Data Bit
- Odd, Even or No Parity
- 1, 1 1/2 or 2 Stop Bits
- Modem control signal for channel 0<sup>2</sup>
- RTS, CTS, DTR, DSR
- Maskable Interrupt Conditions
- Receive data available
- Receive line status
- Transmit holding register empty
- Modem status

UART 1<sup>2</sup> does not include flow control support, supporting only data transmit and receive pins. It is otherwise software compatible with UART 0. UART 0 registers begin at address location 0x18000800. UART 1 registers begin at address location 0x18000820.

## **Block Diagram**



#### **Overview**

The RC32334 provides two independent UARTs, each with a serial data transmit output and a serial data receive input. These UARTs each contain a 16-byte transmit buffer and a 16-byte receive buffer in the 16550 mode, a one-byte Transmit Holding Register and a one-byte Receive Holding Register. Data flow through the buffers only if enabled in the Buffer Control Register.

The user must set up the UART before operation. The transmit and receive parameters are set in the Line Control Register. The baud rate can also be set in the Divisor Latch Most and Divisor Latch Least Registers. The 16550 buffer mode may be enabled, if desired, in the Buffer Control Register, and should be chosen after reset is applied. Note that dynamically altering the buffer mode during a transmit or receive is not supported.

The UART contains a baud rate generator, and both the transmit and receive engines will run at the baud rate determined by the Divisor Latches. The Divisor Latches determine the baud rate by a two-byte divisor that divides down the RC32334 system clock. The divisor, in binary, loads into the Divisor Latch Least and Divisor Latch Most Registers.

A divisor value of one will disable the system clock divider, and the transmit and receive circuits will run at the system frequency. A divisor value of zero is modified to a divisor of 32 decimal (0020 hex) by the baud rate generator. To calculate the baud rate, use the following formula (the constant, 16, is used in the formula because the output frequency of the baud rate generator is 16 times the baud):

Baud rate = (system frequency) / (divisor \* 16)

Or, to calculate the divisor to load into the Divisor Latches, use the following formula:

Divisor = system frequency / (baud rate \* 16)

**Example of a baud rate calculation:** For a system frequency of 66 MHz and a baud rate of 9600 (values shown are decimal), calculate the divisor as follows:

Divisor = 66,000,000 / (9600 \* 16) = 429.6875

Round off the ideal divisor to the nearest whole number, 430, and convert 430 to binary.

Load 0000\_0001\_1010\_1110 into the Divisor Latches: 0000\_0001 into the Most, and 1010\_1110 into the Least. Some divisors and system frequencies will give a more accurate baud rate than others. Examples of other divisor values for typical baud rates are shown in Table 17.1.

To calculate the percent error of the divisor, use the following formula:

Percent error = ((difference of the whole divisor used and the ideal fractional divisor) / ideal fractional divisor) \* 100.

Example of percent error calculation: ((430 - 429.6875) / 429.6875)) \* 100 = 0.073% error.

System Frequency	Baud Rate	Divisor (decimal)
75MHz	9600	488
75MHz	75	65535
75MHz	1.5	3
66MHz	19200	214
66MHz	9600	430
66MHz	2400	1719
50MHz	9600	326
40MHz	9600	260
33MHz	9600	215
25MHz	9600	163

Table 17.1 Divisor Value Examples for Typical Baud Rates.

The user can employ two methods of transmitter empty and receive byte ready notification: interrupt driven or polling.

Also, by using the BCR DMA mode, the transmitter full and receive full conditions are available via the interrupt pending register in the Expansion Interrupt Controller described in Chapter 14.


#### **UART Operation**

To transmit a byte, the user writes a byte of data to the Transmit Holding Register. The UART controls inserting parity and the stop bit, then serially outputs the byte of data at the selected baud rate. When a byte of received data is ready for reading, the UART will notify the user with an interrupt, if enabled, through the Line Status Register. The byte of data is then read from the Receive Holding Register by the RC32300 CPU core. Receive errors are revealed to the user at the appropriate time (see the Line Status Register).

## **User Interrupts**

In the RC32334 Interrupt Controller, there is one interrupt available to the user, which, unless masked, will activate the RC32334 interrupt pin to the CPU core (see Figure 17.2, Interrupt Flow). The Prioritized Interrupt is bit (0) in the IIR, it is inverted then passed to the RC32334 Interrupt Controller. It must be cleared in the UART first, then cleared in the RC32334 Interrupt Controller.

- Interrupt 0 Prioritized Interrupt. Activated when one of the conditions in the IER is enabled. This is bit (0) in the IIR, inverted and sent to the Interrupt Controller. Masking it in the IER will prohibit it from being active in both the IIR and the Interrupt Controller. Masking it in the Interrupt Controller will still prohibit the interrupt from being active in the Interrupt Controller and downstream to the CPU; however, the IIR must still be cleared.
- Interrupt 1 Tx Rdy. Transmit Ready. See BCR DMA mode for full description.



Interrupt 2 - Rx Rdy. Receive Ready. See BCR DMA mode for full description.

Figure 17.2 Interrupt Flow

## **Signal Definitions**

Pin Name	Туре	Description
UART Interface		
uart_rx[0]	I	UART0 Serial data in
uart_tx[0]	0	UART0 Serial data out
uart_dsr_n[0] <sup>1</sup>	I	UART0 Data Set Ready
uart_cts_n[0] <sup>1</sup>	I	UART0 Clear to Send
uart_rts_n[0] <sup>1</sup>	0	UART0 Request to Send

Table 17.2 RC32334 Pin Descriptions (Part 1 of 2)

Pin Name	Туре	Description
uart_dtr_n[0] <sup>1</sup>	0	UART0 Data Terminal Ready
uart_rx[1] <sup>1</sup>	I	UART1 Serial data in
uart_tx[1] <sup>1</sup>	0	UART1 Serial data out

 Table 17.2
 RC32334 Pin Descriptions (Part 2 of 2)

 <sup>1.</sup> Not in the RC32332.

#### **UART 0&1 Registers**

These registers enable UART functionality such as interrupt indication, data flow modes, and data receive/transmit formats. Some addresses are used more than once. To accomplish this, some register bits control register selection.

The RC32332 has only one serial port (UART0). All features in this user manual referencing UART1 should be ignored if the designer is planning to use the RC32332. Additionally, for UART0, all of the modem signals that were bonded out to the external pads in the RC32334—Request to Send (RTS), Clear to Send (CTS), Data Terminal Ready (DTR), and Data Set Ready (DSR)—are not accessible on the RC32332 pins. Therefore, the programming of these bits in the modem control registers does not perform any usable function in the RC32332.

#### **UART 0 Registers**

Address	Register Name	Descriptions
1800_0800	RBR/THR	Receiver Buffer Register/Transmitter Holding Register
1800_0804	IER	Interrupt Enable Register
1800_0800	DLL	Baud Divisor Latch, LS
1800_0804	DLM	Baud Divisor Latch, MS
1800_0808	IIR/BCR	Interrupt Identity Register/Buffer Control Register
1800_080C	LCR	Line Control Register
1800_0810	MCR	MODEM Control Register
1800_0814	LSR	Line Status Register
1800_0818	MSR	MODEM Status Register
1800_081C	SCR	Scratch Register
1800_0840	RR	Reset Register

Table 17.3 UART0 Register Address Map

#### UART 1 Registers<sup>1</sup>

Address	Register Name	Descriptions
1800_0820	RBR/THR	Receiver Buffer Register/Transmitter Holding Register
1800_0824	IER	Interrupt Enable Register
1800_0820	DLL	Baud Divisor Latch, 8 LSB
1800_0824	DLM	Baud Divisor Latch, 8 MSB
1800_0828	IIR/BCR	Interrupt Identity Register/Buffer Control Register

Table 17.4 UART1 Register Address Map (Part 1 of 2)

<sup>1.</sup> Not in the RC32332.

0

## Notes

Address	Register Name	Descriptions
1800_082C	LCR	Line Control Register
1800_0830	MCR	MODEM Control Register
1800_0834	LSR	Line Status Register
1800_0838	MSR	MODEM Status Register
1800_083C	SCR	Scratch Register
1800_0860	RR	Reset Register

Table 17.4 UART1 Register Address Map (Part 2 of 2)

#### **Receive Buffer Register (RBR)**

This is a read-only register, accessed when the DLAB bit in the Line Control Register is set to zero. Bit 0 is the LSB and is the first bit serially received.




Figure 17.3 Receive Buffer Register

#### **Transmit Buffer Register (TBR)**

7

This is a write-only register, accessed when the DLAB bit in the Line Control Register is set to zero. Bit 0 is the LSB and is the first bit serially transmitted.

Tx data

Figure 17.4 Transmit Buffer Register

#### Interrupt Enable Register (IER)

This is a read/write register, accessed when the DLAB bit in the LCR is set to zero. Disabling an interrupt in the IER prevents it from being indicated active in the IIR and from activating the interrupt signal to the Interrupt Controller.

7	4	3	2	1	0
Reserved		MSC	RLS	THRE	RDA

Figure 17.5 Interrupt Enable Register

Bit	Field Name	Description	Initial Value
7:4	Reserved		0x0
3	MSC	1 = Enable MODEM status change interrupt 0 = Disable interrupt	0x0
2	RLS	<ul> <li>1 = Enable receiver line status interrupt</li> <li>0 = Disable interrupt</li> <li>In the 16550 mode, enables character timeout interrupt.</li> </ul>	0x0
1	THRE	<ul><li>1 = Enable transmitter holding register empty interrupt</li><li>0 = Disable interrupt</li></ul>	0x0
0	RDA	<ul><li>1 = Enable received data available interrupt</li><li>0 = Disable interrupt</li></ul>	0x0

Table 17.5 Interrupt Enable Register Field Descriptions

#### **Divisor Latch Least Register (DLL)**

This read/write register is accessed when the DLAB bit in the Line Control Register is set to one. Writing to the DLL or DLM will immediately change the baud rate. See Table 17.1 for additional baud rate information.




Figure 17.6 Divisor Latch Least Register (DLL)

#### **Divisor Latch Most Register (DLM)**

This read/write register is accessed when the DLAB bit in the Line Control Register is set to one. Writing to the DLL or DLM will immediately change the baud rate. See Table 17.1 for additional baud rate information.




Figure 17.7 Divisor Latch Most Register (DLM)

#### Interrupt Identity Register (IIR)

This is a read-only register. The UART encodes four levels of priority and indicates the code in the IIR. When the software accesses the IIR, all interrupts are frozen and the highest pending interrupt is indicated in this register. The UART continues to record new interrupts while this access is taking place but does not change the contents of the IIR until the current access is complete.

7	6 5	4 3	1	0
16550 Buffer Mode	Reserved	Current Inter	rupt	IP

Figure 17.8 Interrupt Identity Register

## **UART** Controller

## Notes

## **Signal Definitions**

Bit	Field Name				Initia Value		
7:6	16550 Buffer	These two bits are set to '1' when BCR(0) is set to '1'					
	Mode			Value	Status		
				1	Enable 16550 Buffer Mode		
5:4	Reserved	l				0x0	
3:1	Current Interrupt		e describing the 550 Buffer Mod		iority interrupt pending. Note that	bit 3 is set to a '1' in	0x0
		Value	Status			Priority Level	
		Fourth (lowest)					
		001	Transmitter He Writing to the		ister Empty eset this interrupt	Third	
	010 Received Data Available Rx data are available to read or the specified trigger level reached. Either reading the RBR or if the buffer level drop: below the trigger point resets the interrupt. The trigger level is specified in the BCR.					os	
		011		an overru	n error, parity error, framing error the LSR resets the interrupt.	, or	
		100	Reserved				
		101	Reserved				
		110	receiver buffe	have bee r during the	cation n removed from or input to the e last four character times and the it during this time. Buffer mode o		
111         Receiver Line Status           Occurs during an overrun error, parity error, f           break interrupt. Reading the LSR resets the						, or	
0	Interrupt Pending				in the RC32334 Interrupt Contro the Interrupt Controller.	ller. This bit is active	0x0
				-	-		0x1
				Value	Status		
				1	No interrupt pending		
				0	Interrupt pending		

Table 17.6 Interrupt Identity Register Fields and Descriptions

#### **Buffer Control Register (BCR)**

The BCR register is a write-only register that enables and controls the use of the 16-byte receive and 16-byte transmit buffers.

7	6	5	4	3	2	1	0	
Rx Buffer Byte Status		Reserved		DMA Mode	Tx Buffer Pointer	Rx Buffer Pointer	Tx/Rx Buffers	

Figure 17.9	<b>Buffer Control</b>	Register	(BCR) Fields
-------------	-----------------------	----------	--------------

**Note:** Changing from FIFO mode to non-FIFO mode does not automatically flush the FIFO. Switching FiFO modes dynamically while sending or receiving data is not supported.

Bit	Field Name			Description	Initial Value
7:6	Receive Buffer Byte Status			upt trigger level describes how many bytes are in the ng of these bits affects the IIR.	0x0
			Value	Status	
			11	14 bytes in the receive buffer	
			10	8 bytes in the receive buffer	
			01	4 bytes in the receive buffer	
			00	1 byte in the receive buffer	
5:4	Reserved				0x0
3	DMA Mode		TXRDY is act to the buffer). buffer and is TXRDY is act to the buffer). buffer and is TXRDY is act deactivated what	Y signals go to the Interrupt Controller, where they can act PU. Masking these signals can only be accomplished in the ivated when there are no bytes in the 16-byte buffer and d only when the buffer is full (16 bytes have been written RXRDY is activated when there are 16 bytes in the deactivated only when the buffer is empty. tivated when there are no bytes in the buffer and is when there is at least one byte in the buffer. RXRDY is en there is at least one byte in the buffer and is deacti- nen the buffer is empty.	0x0
2	Transmit Buffer Pointer	A one res	ets the transm	it buffer pointer	0x0
1	Receive Buffer Pointer	A one res	ets the receive	e buffer pointer	0x0
0	Receive/Trans- mit Buffers		•	nsmit and receive buffers for 16550 mode operation. n 16550 and 16450 modes, always reset the buffers.	0x1

Table 17.7 Buffer Control Register Field Descriptions

#### Line Control Register (LCR)

The LCR is a read/write register that controls the format of the data received and transmitted.

7	6	5	4	3	2	1	0
DLAB	Set Break Control	Stick Parity Control	Parity Select	ParityGeneration and Checking	Stop Bits		Word Length

Bit	Field Name			Description	Initial Value			
7	Divisor Latch Access Bit	0 = RBR,T 1 = DLL ar		0x0				
6	Set Break Control		nit data w	data ill be forced to a zero (spacing state), causin e transmitted	ox0			
5 Stick Parity				<b>0</b> (1)	0x0			
	Control	Bit	Value	Status				
		5:3	111	Parity bit transmitted and checked as a ze				
		5:3	101	Parity is transmitted and checked as a one	e			
	5	0	Stick parity disabled					
4	Parity Select		1 = Even parity 0 = Odd parity					
3	Parity Generation and Checking		<ul><li>1 = Enable parity generation and checking</li><li>0 = Disable parity generation and checking</li></ul>					
2	Stop Bits	Controls th	ne numbei	r of stop bits generated	0x0			
		Value	Status					
		0	One sto	p bit generated				
		1		rd length: 1 1/2 stop bits generated 8-bit word length: 2 stop bits generated				
1:0	Word Length	Value	Status	<u> </u>	0x0			
		00	5-bits	<b>.</b>				
		01	6-bits					
		10	7-bits					
		11	8-bits					

Figure 17.10 Line Control Register Fields

#### Modem Control Register (MCR)

This is a read/write register that controls the MODEM operation. For UARTO, the Data Terminal Ready (DTR) and Request to Send (RTS) bits in the modem status register for this UART are muxed with PIO pins of the RC32334 device. For UART1, none of the modem signals in the related modem status register are

connected to the external pins and, therefore, do not perform any usable function.<sup>1</sup>

<sup>1</sup>. For UART0 in the RC32332, no modem signals are connected to external pins and therefore do not perform any usable function. Also, UART1 is not present in the RC32332.

Refer to Chapter 15, "Programmable I/O (PIO) Controller," to configure these signals to be enabled externally.

7	5	4	3	2	1	0	
Reserved		Loopback Mode	Out 2	Out 1	RTS	DTR	

Bit	Field Name	Description	Initial Value
7:5	Reserved		0x0
4	Loopback mode	1 = Enable loopback mode for diagnostic testing of the UART In this mode, the transmit data pin is internally directed to the receiver logic, replacing the receive data input of the CPU 0 = Disable loopback	0x0
3	Out 2	No connection to pin	0x0
2	Out 1	No connection to pin	0x0
1	Request to Send	Connected to pin B1, uart_rts_n[0]	0x0
0	Data Terminal Ready	Connected to pin C3, uart_dtr_n[0]	0x0

#### Figure 17.11 MODEM Control Register Fields

Table 17.9 MODEM Control Register Field Descriptions

#### Line Status Register (LSR)

The LSR is a read/write register that provides UART status information to software.

7	6	5	4	3	2	1	0
Receive	TX Engine	THR	Break	Framing	Parity	Overrun	Data
Error	Status	Empty	Interrupt	Error	Error	Error	Ready

Figure 17.12 Line Status Register Fields

Bit	Field Name	Description	Initial Value
7	Receive Error	<ul> <li>1 = Receive error detected on a character in the buffer</li> <li>A receive error could be parity, framing, or break conditions</li> <li>0 = No receive error</li> </ul>	0x0
6	Transmit Engine Status	<ul> <li>1 = Transmit engine is not active</li> <li>This means that the transmit buffer and the THR are both empty</li> <li>0 = Transmit transfer in progress</li> </ul>	0x1
5	THR Empty	1 = Transmit Holding Register is empty 0 = THR not empty	0x1
4	Break Interrupt	1 = Receive data is at the spacing (zero) level for more than a full word transmission time The bit is reset when software reads the LSR. The error is regis- tered in the LSR when the associated character is at the top of the buffer in the 16550 buffer mode 0 = No break interrupt	0x0

Table 17.10 Line Status Register Field Descriptions (Part 1 of 2)

#### **Signal Definitions**

Bit	Field Name	Description	Initial Value
3	Framing Error	1 = Received data did not have a valid stop bit The bit is reset when software reads the LSR. The error is regis- tered in the LSR when the associated character is at the top of the buffer in the 16550 buffer mode 0 = No framing error	0x0
2	Parity Error	1 = Parity indication of the received data does not match the con- figuration in the LCR The bit is reset when software reads the LSR. The error is regis- tered in the LSR when the associated character is at the top of the buffer in the 16550 buffer mode 0 = No parity error	0x0
1	Overrun Error	1 = The data in the receive buffer were overwritten before the CPU read them This error is registered in the LSR as it occurs 0 = No overrun error	0x0
0	Data Ready	<ul><li>1 = At least one byte of data is ready to read</li><li>0 = No data in THR or receive buffer</li></ul>	0x0

Table 17.10 Line Status Register Field Descriptions (Part 2 of 2)

#### **Modem Status Register (MSR)**

The MSR is a read/write register that controls MODEM operation. For UART0, the Data Set Ready (DSR) and Clear to Send (CTS) bits in the modem status register for this UART are connected to the external pins of the RC32334 device. For UART1, none of the modem signals in the related modem status register are connected to the external pins and, therefore, do not perform any usable function.<sup>1</sup>

7	6	5	4	3	2	1	0
DCD	RI	DSR	CTS	DDCD	TERI	DDSR	DCTS

Figure 17.13 MODEM Status Register Fields

Bit	Field Name	Description
7	Data Carrier Detect	No connection to pins
6	Ring Indicator	No connection to pins
5	Data Set Ready	Connected to pin B2, uart_dsr_n[0]
4	Clear to Send	Connected to pin A1, uart_cts_n[0]
3	Delta Data Carrier Detect	No connection to pins
2	Trailing edge of ring indicator	No connection to pins
1	Delta Data Set Ready	No connection to pins
0	Delta Clear to Send	No connection to pins

Table 17.11 MODEM Status Register Field Descriptions

<sup>1.</sup> For UART0 in the RC32332, no modem signals are connected to external pins and therefore do not perform any usable function. Also, UART1 is not present in the RC32332.

#### Scratch Register (SCR)

The SCR is a read/write register that can be used as temporary storage by the user and has no affect on the UART operation.




Figure 17.14	Scratch	Register Field
--------------	---------	----------------

Bit	Field Name	Description	Initial Value
7:0	Data Bits	This register has no effect on UART operation and can be used as temporary storage	0x0

Table 17.12 Scratch Register Field Descriptions

#### **Reset Register (RR)**

Writing any data value to this register will reset the UART channel.




Figure 17.15 Reset Register Field

## **Timing Diagram**

Timing of the UART inputs and outputs are shown in Figure 17.16. Note that the UART data setup/hold protocol itself implies asynchronous timing. uart\_rx[0] and uart\_tx[0] are shown in an input and output respectively. The other UART signals, including uart\_rx[1:0], uart\_tx[1:0], uart\_dsr\_n[0], uart\_cts\_n[0], uart\_rts\_n[0], and uart\_dtr\_n[0] have similar timing in their input and output modes.




Figure 17.16 UART Timing




# Serial Peripheral Interface

Notes

## Introduction

The RC32334 supports the Serial Peripheral Interface (SPI) master capability, to provide an interface to low-cost serial peripherals. This interface uses four pins: serial data in (spi\_miso), serial data out (spi\_mosi), serial clock (spi\_sck) and slave chip select (spi\_ss\_n), as shown in Figure 18.1. This serial interface includes an 8-bit shift register, a system clock divider, a SCK generator, 4 registers, and a state machine. The SPI interface provides the following features and capabilities:

- Full-Duplex Operation
- Master Modes only
- System Clock to SPI Clock divider/prescalar
- Four Programmable Master Mode Frequencies
- Serial Clock with Programmable Polarity and Phase
- Write Collision Error Flag





The master SPI allows fully duplexed, synchronous serial communication between the RC32334 and other peripheral devices, such as an ATMEL SPI or Serial E2PROMs. When an SPI transfer occurs, an 8-bit data is shifted out of spi\_mosi, simultaneously as an 8-bit data is shifted into spi\_miso.

When a master device transmits data to a slave device via the spi\_mosi line, the slave device responds by sending data to the master device via the master's spi\_miso line. This implies full duplex transmission, with both data out and data in synchronized with the same clock signal. Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) is used to signify that the I/O operation has been completed.

The SPI is double-buffered on read, but not on write. If a write is performed during data transfer, the transfer occurs uninterrupted, and the write will be unsuccessful. This condition will cause the write collision (WCOL) status bit in the SPSR to be set. After a data byte is shifted, the SPIF flag of the SPSR is set.

The spi\_sck pin is an output pin that idles high or low, depending on the CPOL bit in the SPCR, until data is written to the shift register, at which point eight clocks are generated to shift the 8 bits of data, and then spi\_sck goes idle again.

## **Signal Descriptions**

Signal Name	Туре	Alternate Signal Name	Description
spi_mosi	1/0	pio[10]	SPI Data Output Serial mode: Output pin from RC32334 as an Input to a Serial Chip for the Serial data input stream. In PCI satellite mode, acts as an Output pin from RC32334 that connects as an Input to a Serial Chip for the Serial data input stream for loading PCI Configuration Registers in the RC32334 Reset Initialization Vector PCI boot mode. Defaults to the output direction at reset time. 1st Alternate function: PIO[10]. 2nd Alternate function: pci_eeprom_mdo.
spi_miso	I/O	pio[7]	SPI Data Input Serial mode: Input pin to RC32334 from the Output of a Serial Chip for the Serial data output stream. In PCI satellite mode, acts as an Input pin from RC32334 that connects as an output to a Serial Chip for the Serial data output stream for loading PCI Configuration Registers in the RC32334 Reset Initialization Vector PCI boot mode. Defaults to input direction at reset time. 1st Alternate function: PIO[7]. 2nd Alternate function: pci_eeprom_mdi.
spi_sck	I/O	pio[9]	SPI ClockSerial mode: Output pin for Serial Clock.In PCI satellite mode, acts as an Output pin for Serial Clock forloading PCI Configuration Registers in the RC323334 ResetInitialization Vector PCI boot mode.Defaults to the output direction at reset time.1st Alternate function: PIO[9].2nd Alternate function: pci_eeprom_sk.
spi_ss_n	I/O	pio[8]	SPI Chip Select Output pin selecting the serial protocol device as opposed to the PCI satellite mode EEPROM device. Alternate function: PIO[8]. Defaults to the output direction at reset time.

#### Table 18.1 SPI Signal Descriptions

The RC32334's SPI module initiates a transmission by writing to the SPI data register (SPDR), which moves the data to a shift register and transmission immediately begins. After eight serial clock cycles, the SPI sets the SPI flag (SPIF) and transmission ends.

Before the SPI begins another transmission, SPIF must be cleared by reading the SPI Status Register and then the SPDR. Interrupts are generated at the end of a transmission, if the SPI Interrupt Enable Bit has been set. Figure 18.4 lists and describes the SPI control register fields. Serial clock polarity and phase. The RC32334's SPI controller does not implement the SPI slave mode or SPI multimastering.

Most peripherals require a multibyte command sequence. For multibyte commands, the spi\_ss\_n pin must be programmed via the general purpose PIO output data mode to remain asserted through the multiple bytes. To accommodate the various serial communication requirements of peripheral devices, software can change the phase and polarity of the SPI serial clock.

The clock polarity bit (CPOL) and the clock phase bit (CPHA), both in the SPCR, control the timing relationship between the serial clock and the transmitted data. Most typical peripherals use either the (0,0) mode or the (1,1) mode, where (CPOL CPHA) indicate the mode




Figure 18.2 Serial Peripheral Interface (SPI) Clock/Data Timing

#### SPI Data Setup/Hold and Delay Timing

The SPI protocol specifies its data input and output timing relative to spi\_sck transitions. However, in reality, the RC32334 SPI channel accepts input and delivers output data, based on the cpu\_masterclk rising edge, immediately after a spi\_sck transition. Thus, if the SPI setup and hold time is met relative to spi\_sck—since spi\_sck is much slower than cpu\_masterclk—the setup and hold to the spi\_sck enabled cpu\_masterclk input latch will also be met. Similarly, if the SPI slave device latches data with spi\_sck, since spi\_sck is much slower than cpu\_masterclk, the setup (and hold) to the slave is also met.

## **SPI Setup and Register Descriptions**

The following describes the typical setup of SPI, which occurs during boot time:

 The SPI shares data and clock pins with the PCI EEPROM if the RC32334 is booted in the bootfrom-PCI reset mode. An internal PCI EEPROM Busy Flag in the PCI Controller is used by the PCI Controller to determine if the PCI is finished loading its data from the PCI EEPROM. The RC32334 internal PCI EEPROM Busy Flag automatically switches the pin effect usage to SPI in all boot reset modes by the time of the first instruction fetch after a CPU reset.

**Note:** Even if the PCI is not used, SPI usage still requires the PCI to assert pci\_rst\_n in order to properly set the internal PCI EEPROM Busy Flag.

- 2. SPI signal functions are routed via the PIO Controller, so the PIO Controller will generally be initialized to the Effect Mode, with corresponding direction for each SPI pin. At reset time, the default Effect Mode and Direction are set up for the PCI EEPROM and also for SPI.
- 3. The SPI Clock Register, SPCNT, is written.
- 4. The SPI Control Register, SPCNTL, including the SPE Enable Bit is written.
- 5. The data being sent to the SPI Slave are written to the SPI Data Register (SPDR).
- 6. The SPI Controller will initiate the hardware protocol on the SPI pins. The protocol has the Master receive data from the Slave at the same time the Master sends data to the Slave.
- 7. Wait either for:
  - SPI Interrupt. After receiving an SPI Interrupt via the Interrupt Controller, read the SPI Status Register SPIF and MODF Flags.
  - <sup>-</sup> Poll the SPI Status Register SPIF and MODF Flags.
- 8. If the SPIF Flag is set, indicating the transaction is complete, reading the SPI Status Register resets the SPIF Flag.
- 9. Read the data from the SPI Data Register.
- 10. Repeat Steps 5 through 10, as needed.

#### **SPI Interrupt Description**

SPI produces a single interrupt. Before feeding into the Interrupt Controller, the interrupt is enabled/ disabled via the SPIE Interrupt Enable Bit in the SPI Control Register (SPCNTL). SPI asserts the interrupt line if either the SPIF and/or the MODF bit of the SPI Status Register is set, indicating an unusual Slave (mis-)operation or that the present transaction is complete.

By disabling SPI, via the SPI Control Register SPE Bit, the SPI signal pins may be reused for other functions, including general purpose Programmable I/O pins, or for bit-blasting the PCI EEPROM after PCI initialization; for example, to write to the PCI EEPROM.

Base Address	Register	Offset Address	Effective Address
	Serial Peripheral Clock Divisor/Prescalar Register (SPCNT)	00	
	Serial Peripheral Control Register (SPCNTL)	04	
1800_0900	Serial Peripheral Status Register (SPSR)	08	Base + Offset
l	Serial Peripheral Data I/O Register (SPDR)	0C	

Table 18.2 SPI Register Address Map

#### Serial Peripheral Clock Register (SPCNT)

The SPCNT register is used to program the divide-down clock count prescalar, which then goes to the basic SPI clock divisor controlled by the SPCNTL register SPR field. The SPCNT register is used as a compare value to count the number of system clocks (cpu\_masterclks) per 0.5 SPI divide-down/prescalar clock. The default is 0x00.

spi\_sck = system clock / [2\*(SPCNT+1) \* SPR]

0 SPCNT

Figure 18.3	SPI Clock Register Field
-------------	--------------------------

Bits	Field	Function
7:0	SPCNT	Used to divide the system clock to the 1-4 MHz input clock rate required for SPI.

Table 18.3 SPI Clock Register (SPCNT) Field Description

#### Serial Peripheral Control Register (SPCNTL)

7

SPI enables features and interrupts through the Serial Peripheral Control Register, i.e., the slave mode rates, clock phase and polarity, master/slave state, as listed in Table 18.4. Fields of the SPCNTL register are shown in Figure 18.4. The default is 0x10.




Figure 18.4 Serial Peripheral Control (SPCNTL) Register Fields

Bits	Field			Description	
7	SPIE	Interrupt Enable			
			Value	Description	
			0	SPI interrupts are disabled (default)	
			1	SPI interrupts are enabled if SPIF is set to one	
6	SPE	System On/Off			
			Value	Description	
			0	SPI system is off (default)	
			1	SPI system is on	
5	Reserved	1			
4	MSTR	Master/Slave Mod	е		
			Value	Description	
			0	Reserved	
			1	SPI is configured as a master (default)	
3	CPOL	state low value is SCK pin will idle h	produced a igh. This bit	k polarity bit is cleared and data is not being transfer t the SCK pin of the master device. Conversely, if thi t is also used in conjunction with the clock phase cor elationship between master and slave.	s bit is set, th
			Value	Description	
			Value 0	Description           spi_sck pin at logic zero between transmissions (d	efault)

79RC32334/332 User Reference Manual

Bits	Field			Description	
2	СРНА	master and slave. Th	ne CPÓL	nction with CPOL bit, controls the clock-data relationship b bit can be thought of as simply inserting an inverter in ser it selects one of two fundamentally different clocking proto	ies with
			Value	Description	
			0	First edge on spi_sck latches data (default)	
			1	Edge following first edge on spi_sck latches data	
4.0					
1:0	SPR	These two bits select have no effect when		the following four bit rates when RC32334 is a master. The mode.	ese bits
1:0	SPR	have no effect when			ese bits
1:0	SPR	have no effect when	in slave	mode.	ese bits
1:0	SPR	have no effect when	in slave Value	mode. Description	ese bits
1:0	SPR	have no effect when	in slave Value 00	mode.  Description  Divided by 2 (default)	ese bits

Table 18.4 SPI Control Register Field Descriptions (Part 2 of 2)

#### Serial Peripheral Status Register (SPSR)

Note that during a transfer, writing to the SPDR register (see Table 18.6) causes a write collision error and sets the WCOL bit of the status register. Clear the WCOL bit by reading the status register (SPSR) with the WCOL bit set, and then reading or writing the SPI data I/O register. The default is 0x80.




Figure 18.5 SPI Status Register (SPSR) Fields

Bits	Field		Description			
7	7 SPIF SPIF SPI Transfer Complete Flag The serial peripheral data transfer flag bit is set upon completion of data transfer between the sor and external device. If SPIF goes high, and the SPIE is set, a serial peripheral interrupt is ated. Clearing the SPIF bit is accomplished by reading the SPSR (with SPIF set), followed by access of the SPDR. Unless SPSR is read (with SPIF set) first, attempts to write to SPDR are i			neral interrupt is gener- set), followed by an		
			Value Description			
			0 Ready to transfer			
			1 Transfer complete. SPDR writes inhibited.			

Table 18.5 SPI Status Register (SPSR) Field Descriptions

Bits	Field	Description						
6	WCOL	VCOL Write Collision The write collision bit is set when an attempt is made to write to the serial peripheral dat while data transfer is taking place. Clearing the WCOL bit is accomplished by reading the WCOL set), followed by an access to SPDR.						
			0	Normal				
			1	An attempt to write to SPI while a transfer wa	is in progress. The write is ignored.			
5	Reserve	d						
4 MODF Master Error Flag Asserts an error condition if a write to the SPDR is done while the SPI interface (slave) mode. Refer to the MSTR field in Table 18.4 for more information on the ing the MODF bit is accomplished by optionally reading the SPSR first, followed SPCR MSTR field.			rmation on the master mode. Clear-					
			Value	Description				
			0	Normal				
			1	This is an error condition.				
3:0	Reserve	d						

Table 18.5 SPI Status Register (SPSR) Field Descriptions

#### Serial Peripheral Data I/O Register (SPDR)

The serial peripheral data I/O register is used to transmit and receive data on the serial bus. Only a write to this register will initiate transmission/reception of another byte, and this will only occur in the master device. At the completion of transmitting a byte of data, the SPIF status bit is set in both the master and slave devices.

When the user reads the serial peripheral data I/O register, a buffer is actually being read. The first SPIF must be cleared by the time a second transfer of data from the shift register to the read buffer is initiated or an overrun condition will exist. In cases of overrun, the byte that causes the overrun is lost.

A write to the serial peripheral data I/O register is not buffered and places data directly into the shift register for transmission.

7		0
	SPDR	

#### Figure 18.6 SPI Data I/O Register

Bits	Field	Description
7:0	SPDR	SPI Data I/O Register A write to this register with the transmit data value automatically initiates simultaneous transmis- sion and reception of data. At the completion of data transfer, the SPIF status bit is set and the SPSR register is read. Then the receive data can be read from this register.

Table 18.6 SPI Data I/O Register (SPDR) Field Description

#### **Serial Peripheral Interface**

Notes

#### Interface to SPI Serial E2PROMs by ATMEL (AT25128)




Figure 18.7 Illustration of Glueless Connection Between RC32334 Processor and ATMEL SPI Serial E2PROMs


## **Master Programming Example**

The following sequence initializes the SPI to run at 2MHz (for this example, assume the system clock is running at 67 MHz).

- Write SPCNT register with 0x0000\_0008. This will divide the internal SPI clock down to 3.7MHz (67/ [(8+1)\*2]).
- Write SPCR register with 0x0000\_00f0. SPIE = 1, SPI interrupt enabled. SPE=1, enable SPI for transmission. MSTR=1, this bit is always programmed to 1, since RC32334 SPI only supports master mode. Use (0,0) mode where CPOL=0, clock is low when SPI is not active. CPHA=0, latch data on the first active edge. SPR[1:0]=0, divide internal clock by 2 to generate SPI clock (3.7 / 2 = 1.85MHz).
- Write Interrupt Mask Register 14 (0x1800\_05e4) with 0x0000\_0001. Enable SPI-generated system interrupt.
- 4. Read SPSR and SPDR to clear SPIF bit.
- 5. Assert spi\_ss\_n by using the spi\_ss\_n pin in its general purpose PIO output mode and setting its data low.
- 6. Write SPDR with the value to transmit to start the SPI transmission.
- 7. Wait until the SPI interrupt occurs, the interrupt routine will perform the following step:
- 8. Read SPSR. Make sure there is no error condition.
- 9. Read SPDR. Get the receive value from SPDR, which clears the SPIF bit in the SPSR register.
- Write SPI Interrupt Clear Register (0x1800\_05e8) with 0x0000\_0001. Clear SPI Interrupt Pending Register.
- 11. If finished with a (multi-) byte command sequence (i.e., a read command/address byte 1/address byte 2/data 4-byte sequence), then de-assert the spi\_ss\_n pin via the PIO data register.
- 12. Repeat steps 5 11 as needed.

## **Timing Diagrams**

Timing of the SPI Clock-to-Data Output Relationship is shown in Figure 18.8, and timing of the relationship of clock-to-data input is shown in Figure 18.9. Note that the SPI data setup/hold protocol itself implies 0.5 spi\_sck clock setup/hold relative to the master and slave devices.






Figure 18.9 SPI Clock-to-Data Input Relationship

Serial Peripheral Inte	rface Timing Diagram	ns
Notes		



# Clocking, Reset, and Initialization

Notes

## Introduction

This chapter provides a description of the clock signals ("clocks") that are used on the RC32334 processor. For a discussion of the basic system clocks and system timing parameters, see Chapter 8.

## **Signal Terminology**

In this chapter and throughout the manual, when describing signal transitions, the following terminology is used:

- Rising edge indicates a low-to-high (0 to 1) transition.
- Falling edge indicates a high-to-low (1 to 0) transition.
- Clock-to-Q delay is the amount of time it takes for a signal to move from the input of a device (clock) to the output of the device (Q).

These terms are illustrated in Figure 19.1 and Figure 19.2.




Figure 19.2 Clock-to-Q Delay

## **Basic System Clocks**

The RC32334 processor has a single input clock, cpu\_masterclk.

#### Cpu\_masterclk

The cpu\_masterclk input must meet the maximum rise time ( $T_{MCRise}$ ), maximum fall time ( $T_{MCfall}$ ), minimum clock high ( $T_{MCkHigh}$ ) time, minimum clock low ( $T_{MCkLow}$ ) time, and input jitter ( $T_{JitterIn}$ ) parameters for proper phase locked loop (PLL) operation.

#### **Clocking, Reset, and Initialization**

#### **Notes**

The processor bases all internal clocking on the single cpu\_masterclk (MClk) input signal. The RC32334 uses cpu\_masterclk to sample data at the system interface and to clock data into the processor system interface output register.

The external agent should use cpu\_masterclk for the global system clock and for clocking the output registers of an external agent. Figure 19.3 shows the input, output and hold time parameters measured at the midpoint of the rising clock edge.




Figure 19.3 System Clocks Data Setup, Output, and Hold Timing

#### PClock

By multiplying cpu\_masterclk 2, 3, or 4 times (programmed during the reset or initialization sequence through the Clock Multiplier configuration mode bits), the processor generates the internal pipeline clock rate, PClock, which is used by all internal registers and latches.

Figure 19.4 shows the clocks for a cpu\_masterclk-to-PClock multiply by 2.




Figure 19.4 Timing Illustration of cpu\_masterclk-to-PClock Multiply by 2

## **Phase-Locked Loop (PLL) Operation**


The processor aligns the pipeline clock, PClock, to the cpu\_masterclk by using an internal phase-locked loop (PLL) circuit that generates aligned clocks. By their nature, PLL circuits are only capable of generating aligned clocks for cpu\_masterclk frequencies within a limited range.

Clocks generated using PLL circuits contain some inherent inaccuracy, or jitter; a clock aligned with cpu\_masterclk by the PLL can lead or trail cpu\_masterclk by as much as the maximum clock jitter specified in the clock parameters table in the data sheet for this device.

#### **PLL Components and Operation**

The storage capacitor required for the Phase-Locked Loop circuit is contained in the RC32334. However, it is recommended that the system designer provide a filter network of passive components for the PLL power supply.

The Phase Locked Loop circuit requires several passive components for proper operation, which are connected to Vcc, Vss, VccP, and VssP, as illustrated in Figure 19.5.




It is essential to isolate the analog power and ground for the PLL circuit (VccP/VssP) from the regular power and ground (Vcc/Vss). Initial evaluations have yielded good results with the following values:

C1 = 1 nF C2 = 3.3 μF C3 = 10 μF

Because the optimum values for the filter components depend upon the application and the system noise environment, these values should be considered as starting points for further experimentation within your specific application.

## **PLL Analog Power Filtering**

For noisy module environments, a filter circuit of the following form is recommended as shown in Figure 19.6.



## **Reset Function**

The RC32334 reset uses the cpu\_coldreset\_n input signal:

Power-on reset starts when the power supply is turned on and completely re-initializes the internal state machine of the processor without saving any state information. Then, the ModeBit[9:0]are read, and the processor allows its internal phase locked loops to lock, stabilizing the processor internal clock. After the internal clock is stabilized, the reset exception will be taken. The timing of the cold reset signal is illustrated in Figure 19.7.

#### **Reset and Initialization Interface**

During the reset sequence, the CPU RC32300 core of the RC32334 obtains configuration information using its mode configuration interface. The initialization values for the RC32334 are obtained from ejtag\_pcst [2:0], mem\_addr [19:17], debug\_cpu\_i\_d\_n, debug\_cpu\_ads\_n, debug\_cpu\_dma\_n and debug\_cpu\_ack\_n signals which are ModeBit[9:0] during the power-on reset. The ModeBit[9:0] are latched with the rising edge (negating edge) of the cpu\_coldreset\_n signal. Timing of the mode configuration interface reset sequence is shown in Figure 19.7. Additional system controller configuration information is obtained from mem\_addr[22:20] as explained in section Reset of On-chip System Controller Logic later in this chapter.

The boot-mode configuration settings are listed in Table 19.1.




Figure 19.7 Mode Configuration Interface Reset Sequence

#### **Boot-Mode Configuration Settings**

Pin Mode Bit		Description	Value	Mode Setting
ejtag_pcst[2:0]	2:0	Clock Multiplier	0	Multiply by 2
	MSB (2)	cpu_masterclk is multiplied internally to generate PClock	1	Multiply by 3
			2	Multiply by 4
			3	Reserved
			4	Reserved
			5	Reserved
			6	Reserved
			7	Reserved
debug_cpu_i_d_n	3	EndBit	0	Little-endian ordering
			1	Big-endian ordering
debug_cpu_ack_n	4	Reserved	0	
debug_cpu_ads_n	5	Reserved	0	
debug_cpu_dma_n	6	TmrIntEn	0	Enables timer interrupt
		Enables/Disables the timer interrupt on cpu_int_n[5]	1	Disables timer interrupt

Table 19.1 Boot-Mode Configuration Settings (Part 1 of 2)

Pin	Mode Bit	Description	Value	Mode Setting
mem_addr[17]	7	Reserved for future use.	1	
mem_addr[19:18]	9:8	Boot-Prom Width Specifies the memory port width of the memory space which contains the boot	00	8 bits
	MSB (9)		01	16 bits
		prom.	10	32 bits
			11	Reserved

Table 19.1 Boot-Mode Configuration Settings (Part 2 of 2)

#### reset\_boot\_mode Settings

The RC32334 reset-boot mode initialization setting values and mode descriptions are listed in Table 19.2.

mem_addr[22:21]	mem_addr[20]	Description
1 1	x	Tri-state memory bus and EEPROM bus during coldreset_n assertion.
1 0	x	Reserved
0 1	1	<b>PCI-boot mode</b> (pci_host_mode must be in satellite mode) RC32334 will reset either from a cold reset or from a PCI reset. Boot code is provided via PCI. PCI is initialized via the PCI EEROM.
0 1	0	Not allowed
0 0	1	Standard-boot mode (satellite mode) Boot from the RC32334's memory controller (typical system). Serial EEPROM not supported.
0 0	0	Standard-boot mode (host mode) Boot from the RC32334's memory controller (typical system). Serial EEPROM not supported.

Table 19.2 RC32334 reset\_boot\_mode Initialization Settings

#### pci\_host\_mode Settings

During reset initialization, the RC32334's PCI interface can be set to the Satellite or Host mode settings. When set to the Host mode, the CPU must configure the RC32334's PCI configuration registers, including the read-only registers. If the RC32334's PCI is in the PCI-boot mode Satellite mode, read-only configuration registers are loaded by the serial EEPROM.

#### **Reset of On-chip System Controller Logic**

For the on-chip system logic, the reset sequence occurs in conjunction with the RC32300 CPU core reset sequence described above. On power up, cpu\_coldreset\_n is asserted. When cpu\_coldreset\_n is de-asserted, the RC32300 CPU core reset vector mode bits are latched in. This is followed by the reset vector from the on-chip system peripherals being latched in. After cpu\_coldreset\_n de-asserts, the cpu\_reset\_n signal is provided, back to the RC32300 CPU core and remains asserted for 256 clocks.

After cpu\_reset\_n de-asserts, the CPU will first issue the reset boot address at physical address 0x1fc0\_0000, then initiate a boot memory cycle using mem\_cs\_n[0] set to 32 wait-states. The RC32334 uses mem\_addr[22:17] to read in part of the reset vector. As shown in Figure 19.8, mem\_addr[22:17] is tristated during coldreset and continues to be tri-stated until the 2nd clock after cpu\_reset\_n de-asserts. Typically, the system uses pull-up or pull-down resistors of 5K ohm to select the reset initialization vector when cpu\_coldreset\_n de-asserts.





Figure 19.8 Reset Vector Initialization Part 1 of 2

The RC32334 usually drives debug\_cpu\_i\_d\_n, debug\_cpu\_ads\_n, debug\_cpu\_dma\_n, and debug\_cpu\_ack\_n. During boot time, these four debug signals are used as reset initialization vector bits. Thus, the RC32334 tri-states these four debug signals during the assertion of cpu\_coldreset\_n, as shown in Figure 19.9. During coldreset, the system can pull-up or pull-down these four debug signals.



# **JTAG Boundary Scan**



Notes


#### Introduction

As previously described, the RC32334 is a logical integration of both the RC32364 standalone CPU and the RC32134 system controller. Because each of these discrete devices includes a TAP controller, there are 2 TAP controllers on the RC32334, one for the CPU core (referred to as the RC32300 CPU core TAP Controller), described in the next chapter, and one for System Logic controller, described in this chapter.

The System Controller TAP Controller is used to provide conventional standard JTAG Boundary Scan access to the RC32334 pin interface. The RC32300 CPU Core TAP Controller is used to provide access to the EJTAG interface on the CPU Core.

The two TAP Controllers are connected in parallel as shown in Figure 20.1 and share the JTAG control pins, except for separate itag\_tms and eitag\_tms pins. Thus at least one of the two TAP Controllers must be in Test-Logic-Reset at any given time, so that the itag\_tdo pin is only actively being driven from no more than one of the TAP Controllers. For example, if neither TAP Controller is in use, they both can be reset by asserting jtag\_trst\_n, or by asserting both jtag\_tms and ejtag\_tms high for 5 consecutive jtag\_tck clocks. If the RC32300 CPU Core TAP Controller is to be used, then the System Controller TAP Controller must be reset by asserting itag tms high for 5 consecutive itag tck clocks. If the System Controller TAP Controller is to be used, then the RC32300 CPU Core TAP Controller must be reset by asserting ejtag\_tms high for 5 consecutive jtag\_tck clocks.

The RC32300 CPU Core TAP Controller is one of the two TAP Controllers on the RC32334. As such, the RC32300 CPU Core TAP Controller is used primarily for EJTAG support, since many EJTAG functions are accessed via the RC32300 CPU Core TAP Controller JTAG port. Note that the Boundary Scan Register for the internal CPU Core must never be used, as it will access internally connected CPU Core ports/pins. Instead the System Controller TAP Controller Boundary Scan Register is provided for RC32334 conventional JTAG pin access, control, and boundary scan.



# **System Logic TAP Controller Overview**

The system logic utilizes a 16-state, four-bit TAP controller, a four-bit instruction register, and five dedicated pins to perform a variety of functions. The primary use of the JTAG TAP Controller state machine is to allow the five external JTAG control pins to control and access the RC32334's many external signal pins. The JTAG TAP Controller can also be used for identifying the device part number. The JTAG logic of the RC32334 is depicted in Figure 20.2.




Figure 20.2 Diagram of the JTAG Logic

# **Signal Definitions**

JTAG operations such as Reset, State-transition control and Clock sampling are handled through the signals listed in Table 20.1. A functional overview on the TAP Controller and Boundary Scan registers is provided in the sections following the table.

Pin Name	Туре	Description
jtag_trst_n	Input	JTAG RESET Asynchronous reset for JTAG TAP.
jtag_tck	Input	JTAG Clock Test logic clock. Jtag_tms and jtag_tdi are sampled on the rising edge. Jtag_tdo is output on the falling edge.
jtag_tms	Input	JTAG Mode Select Requires an external pull-up. Controls the state transitions for the TAP controller state machine (internal pull-up).
jtag_tdi	Input	JTAG Input Serial data input for BSC chain, Instruction Register, IDCODE register, and BYPASS register (internal pull-up).
jtag_tdo	Output	JTAG Output Serial data out. Tri-stated except when shifting while in Shift-DR and SHIFT-IR TAP con- troller states.

#### Table 20.1 JTAG Pin Descriptions

The system logic TAP controller transitions from state to state, according to the value present on jtag\_tms, as sampled on the rising edge of jtag\_tck. The Test-Logic Reset state can be reached either by asserting jtag\_trst\_n or by applying a 1 to jtag\_tms for five consecutive cycles of jtag\_tck. A state diagram for the TAP controller appears in Figure 20.3. The value next to state represent the value that must be applied to jtag\_tms on the next rising edge of jtag\_tck, to transition in the direction of the associated arrow.




Figure 20.3 State Diagram of RC32334's TAP Controller

# Test Data Register (DR)

The Test Data register contains the following:

- The Bypass register
- The Boundary Scan registers
- The Device ID register

These registers are connected in parallel between a common serial input and a common serial data output, and are described in the following sections. For more detailed descriptions, refer to IEEE Standard Test Access port (IEEE Std. 1149.1-1990).


#### **Boundary Scan Registers**


The RC32334 scan chain is 330 bits long and comprises 171 logical elements--where each logical element represents a signal pin. The five JTAG pins do not have scan elements associated with them, nor does the EJTAG ejtag\_tms pin. Of the 171 logical elements, 125 are two-bit bidirectional cells, 33 are two-bit tri-statable outputs, and 14 are one-bit dedicated inputs.

The RC32332 scan chain is 303 bits long, has 157 elements: 116 bidirectional, 30 outputs, 11 inputs. This boundary scan chain is connected between jtag\_tdi and jtag\_tdo when the EXTEST or SAMPLE/ PRELOAD instructions are selected. Once EXTEST is selected and the TAP controller passes through the UPDATE-IR state, whatever value is currently held in the boundary scan register's output latches is immediately transferred to the corresponding outputs or output enables.

Therefore, the SAMPLE/PRELOAD instruction must first be used to load suitable values into the boundary scan cells, so that inappropriate values are not driven out onto the system pins. All of the boundary scan cells feature a negative edge latch, which guarantees that clock skew cannot cause incorrect data to be latched into a cell. The input cells are sample-only cells. The simplified logic configuration is shown in Figure 20.4.







The simplified logic configuration of the output cells is shown in Figure 20.5.





Figure 20.5 Diagram of Output Cell

The output enable cells are also basically output cells. The simplified logic appears in Figure 20.6.



The bidirectional cells are composed of only two boundary scan cells. They contain one output enable cell and one capture cell, which contains only one register. The input to this single register is selected via a mux that is driven selected by the output enable cell and the EXTEST mode. When the output enable cell is driving a high out to the pad (which enables the pad for output) and EXTEST is disabled, the single capture register will be configured to capture from the output signal from the core to the pad.

However, in the case where the Output Enable is low, signifying a tri-state condition at the pad, then the Capture Register will capture from the input from the pad. The configuration is shown graphically in Figure 20.7.




Figure 20.7 Diagram of Bidirectional Cell

# **Instruction Register (IR)**

The Instruction register allows an instruction to be shifted serially into the processor at the rising edge of jtag\_tck. The instruction is then used to select the test to be performed or the test register to be accessed, or both. The instruction shifted into the register is latched at the completion of the shifting process, when the TAP controller is at the Update-IR state.

The Instruction register contains four shift-register-based cells that can hold instruction data. These mandatory cells are located near the serial outputs and are the least significant bits. The values of the bits are 0 and 1 (1 is the least significant bit). This register is decoded to perform the following functions:

- To select test data registers that may operate while the instruction is current. The other test data registers should not interfere with chip operation and selected data registers.
- To define the serial test data register path used to shift data between jtag\_tdi and jtag\_tdo during data register scanning.

The Instruction Register is comprised of 4 bits to decode instructions as follows in Table 20.2.

Instruction	Definition	Opcode
EXTEST	Mandatory instruction allowing the testing of board level interconnections. Data is typ- ically loaded onto the latched parallel outputs of the boundary scan shift register using the SAMPLE/PRELOAD instruction prior to use of the EXTEST instruction. EXTEST will then hold these values on the outputs while being executed. Also see the CLAMP instruction for similar capability.	

Table 20.2 Instructions Supported By RC32334's JTAG Boundary Scan (Part 1 of 2)

# Instruction Register (IR)

Instruction	Definition	Opcode		
SAMPLE/ PRELOAD	Mandatory instruction that allows data values to be loaded onto the latched parallel output of the boundary-scan shift register prior to selection of the other boundary-scan test instruction. The Sample instruction allows a snapshot of data flowing from the system pins to the on-chip logic or vice versa.	0001		
DEVICE_ID	Provided to select Device Identification to read out manufacturers identity, part, and version number			
HIGHZ	Tri-states all output and bidirectional boundary scan cells.	0011		
RESERVED	Behaviorally equivalent to the BYPASS instruction as per the IEEE std. 1149.1 speci-			
RESERVED	fication. However, the user is advised to use the explicit BYPASS instruction.	0101		
RESERVED		0110		
RESERVED		0111		
CLAMP	Provides JTAG user the option to bypass the part's JTAG controller while keeping the part outputs controlled similar to EXTEST.	1000		
UNUSED	The unused instructions are behaviorally equivalent to the BYPASS instruction as per	1001		
UNUSED	the IEEE Std. 1149.1 specification. However, the user is advised to use the explicit BYPASS instruction, as the internal usage of these currently unused instructions	1010		
UNUSED	could possibly vary in future implementations of the device.	1011		
UNUSED		1100		
VALIDATE	Automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE std. 1149.1 specification.	1101		
UNUSED	Same as other UNUSED instructions above	1110		
BYPASS	The BYPASS instruction is used to truncate the boundary scan register as a single bit in length	1111		

Table 20.2 Instructions Supported By RC32334's JTAG Boundary Scan (Part 2 of 2)

#### Extest

The external test (EXTEST) instruction is used to control the boundary scan register, once it has been initialized using the SAMPLE/PRELOAD instruction. Using EXTEST, the user can then sample inputs from or load values onto the external pins of the RC32334. Once this instruction is selected, the user then uses the SHIFT-DR TAP controller state to shift values into the boundary scan chain. When the TAP controller passes through the UPDATE-DR state, these values will be latched onto the output pins or into the output enables.

#### Sample/Preload

The sample/preload instruction has a dual use. The primary use of this instruction is for preloading the boundary scan register prior to enabling the EXTEST instruction. Failure to preload will result in unknown random data being driven onto the output pins when EXTEST is selected. The secondary function of SAMPLE/PRELOAD is for sampling the system state at a particular moment. Using the SAMPLE function, the user can halt the device at a certain state and shift out the status of all of the pins and output enables at that time.

#### **Bypass**

The BYPASS instruction is used to truncate the boundary scan register to a single bit in length. During system level use of the JTAG, the boundary scan chains of all the devices on the board are connected in series. In order to facilitate rapid testing of a given device, all other devices are put into BYPASS mode.

Therefore, instead of having to shift 307 times to get a value through the RC32334, the user only needs to shift one time to get the value from jtag\_tdi to jtag\_tdo. When the TAP controller passes through the CAPTURE-DR state, the value in the BYPASS register is updated to be 0.

If the device being used does not have a DEVICE\_ID register, then the BYPASS instruction will automatically be selected into the instruction register whenever the TAP controller is reset. Therefore, the first value that will be shifted out of a device without a DEVICE\_ID register is always 0. Devices such as the RC32334 that include a DEVICE\_ID register will automatically load the DEVICE\_ID instruction when the TAP controller is reset, and they will shift out an initial value of 1. This is done to allow the user to easily distinguish between devices having DEVICE\_ID registers and those that do not.

#### Clamp

This instruction, listed as optional in the IEEE 1149.1 JTAG Specifications, allows the boundary scan chain outputs to be clamped to fixed values. When the clamp instruction is issued, the scan chain will bypass the RC32334 and pass through to devices further down the scan chain.

#### DeviceID

The DEVICEID instruction is automatically loaded when the TAP controller state machine is reset either by the use of the jtag\_trst\_n signal or by the application of a '1' on jtag\_tms for five or more cycles of jtag\_tck as per the IEEE Std 1149.1 specification. The least significant bit of this value must always be 1. Therefore, if a device has a DEVICE\_ID register, it will shift out a 1 on the first shift if it is brought directly to the SHIFT-DR TAP controller state after the TAP controller is reset. The board- level tester can then examine this bit and determine if the device contains a DEVICE\_ID register (the first bit is a 1), or if the device only contains a BYPASS register (the first bit is 0).

However, even if the device contains a DEVICE\_ID register, it must also contain a BYPASS register. The only difference is that the BYPASS register will not be the default register selected during the TAP controller reset. When the DEVICE\_ID instruction is active and the TAP controller is in the Shift-DR state, the thirty-two bit value that will be shifted out of the device-ID register is 0x10018067.

Bit(s)	Mnemonic	Description	R/W	Reset
0	reserved	reserved 0x1	R	1
11:1	Manuf_ID	Manufacturer Identity (11 bits)IDT0x33	R	0x33
27:12	Part_number	<b>Part Number</b> (16 bits) This field identifies the part number of the processor derivative. For the RC32334 this value is: 0x0018 For the RC32332 this value is: 001Ah	R	impl. dep.
31:28	Version	Version (4 bits) This field identifies the version number of the processor derivative. For the RC32334/RC32332, this value is 0x1	R	impl. dep.

Table 20.3 System Controller Device Identification Register	Table 20.3	ler Device Identification Register
---	------------	------------------------------------

Version	Part Number	Vendor ID	LSB
0001	0000 0000 0001 1000	0000 0110 011	1

Figure 20.8 System Controller Device ID Instruction Format

#### Validate

The VALIDATE instruction is automatically loaded into the instruction register whenever the TAP controller passes through the CAPTURE-IR state. The lower two bits '01' are mandated by the IEEE Std. 1149.1 specification.

#### Reserved

Reserved instructions implement various test modes used in the device manufacturing process. The user should not enable these instructions.

#### Unused<sup>1</sup>

The unused instructions are behaviorally equivalent to the BYPASS instruction as per the IEEE Std. 1149.1 specification. However, the user is advised to use the explicit BYPASS instruction as the internal usage of these currently unused instructions could possibly vary in future implementations of the device.

# **Usage Considerations**

As previously stated, there are internal pull-ups on jtag\_trst\_n, jtag\_tms, and jtag\_tdi. However, jtag\_tck also needs to be driven to a known value. However, it is best to drive a zero on the jtag\_tck pin when it is not in use or use an external pull-down resistor. In order to guarantee that the JTAG does not interfere with normal system operation, the TAP controller should be forced into the Test-Logic-Reset controller state by continuously holding jtag\_trst\_n low and/or jtag\_tms high when the chip is in normal operation. If JTAG will not be used, externally pull-down jtag\_trst\_n low to disable it.

<sup>1.</sup> Any unused instruction is defaulted to the BYPASS instruction



**Notes** 


# Introduction

As previously described, the RC32334 is a logical integration of both the RC32364 stand-alone CPU and the RC32134 system controller. Because each of these discrete devices includes a TAP controller, there are 2 TAP controllers on the RC32334, one for the CPU core (referred to as the RC32300 CPU core TAP Controller), described in this chapter, and one for System Logic Controller, described in the previous chapter.

The System Logic Controller TAP Controller is used to provide conventional standard JTAG Boundary Scan access to the RC32334 pin interface. The RC32300 CPU core TAP Controller is used to provide access to the EJTAG interface on the CPU core. The EJTAG version implemented in the RC32334 is 1.5.3.

The two TAP Controllers are connected in parallel as shown in Figure 21.1 and share the JTAG control pins, except for separate jtag\_tms and ejtag\_tms pins. Thus at least one of the two TAP Controllers must be in Test-Logic-Reset at any given time, so that the jtag\_tdo pin is only actively being driven from no more than one of the TAP Controllers. Thus for example, if neither TAP Controller is in use, they both can be reset by asserting jtag\_trst\_n, or by asserting both jtag\_tms and ejtag\_tms high for 5 consecutive jtag\_tck clocks. If the RC32300 CPU core TAP Controller is to be used, then the System Controller TAP Controller must be reset by asserting jtag\_tms high for 5 consecutive jtag\_tck clocks. If the RC32300 CPU core TAP Controller is to be used, then the System Controller TAP Controller is to be used, then the RC32300 CPU core TAP Controller must be reset by asserting jtag\_tms high for 5 consecutive jtag\_tck clocks. If the System Controller TAP Controller is to be used, then the RC32300 CPU core TAP Controller must be reset by asserting ejtag\_tms high for 5 consecutive jtag\_tck clocks.

<u>Note that the Boundary Scan Register for the internal CPU Core must never be used, as it will</u> <u>access internally connected CPU Core ports/pins.</u> Instead the System Logic Controller TAP Controller Boundary Scan Register is provided for RC32334 conventional JTAG pin access, control, and boundary scan.



On-chip support for low-cost in-circuit emulation (ICE) equipment is featured on the RC32334. The RC32300 CPU core on the RC32334 implements the standard MIPS Enhanced JTAG (EJTAG) interface, which includes the following key ICE interface capabilities:

- Breakpoints
- Debug exception handlers
- Execution trace capability

# **Overview**

- The following features are supported by the EJTAG:
  - Two additional instructions are added to the RC32300 CPU core: Set Software Debug Breakpoints (SDBBP) and Return from Debug Exception (DERET).
  - The EJTAG module doesn't support single step execution in hardware. However, it can be accomplished in software.
  - Hardware breakpoints can be set at:
  - virtual instruction address (with address bit masking)
  - virtual data address (with address bit masking) and data value (with byte lane masking)
  - physical processor core address (with lower address bit masking) and physical processor core data (with data bit masking)
- Trace Trigger points can be specified instead of hardware breakpoints. The trace trigger is limited by the max speed of the ejtag\_dclk that the EJTAG probe can sustain.
- Debug breaks can be initiated by the EJTAG Probe via a JTAG pin (jtag\_tdi / ejtag\_dint\_n).
- PC Trace information is provided by additional status pins and the processor clock.

The EJTAG unit on the RC32300 CPU core is used for debugging the state of the CPU core and is unaware of the peripherals around the core (memory controller, DRAM controller, etc.) that are used to create the RC32334. To access the peripherals around the CPU core, the ICE probe must execute standard load and store instructions to interrogate the register contents of these modules.


The block diagram of the EJTAG Unit on the RC32300 CPU is given in Figure 21.2, and the simplified block diagram is shown in Figure 21.3.

The following main blocks provide debug functionality:

- Instruction Address Match Logic
- Data Address & Data Value Match Logic
- Processor Address Bus & Processor Data Bus Match Logic
- PC Trace Logic
- Software Debug Breakpoint (SDBBP) instruction and Debug Exception Return (DERET) instruction
- Debug Registers

Notes

#### **Block Diagrams**



# **Debug Support Unit**

This section describes the EJTAG Debug Support unit. It covers the debug instructions added to the RC32300 CPU core instruction set as well as support functions and registers for debugging.

The debug unit is used to access the internal state of the RC32300 CPU Core, through a standard JTAG interface that is compatible with the IEEE Std. 1149.1 specification (refer to Chapter 20 in this manual for additional information). Additional status pins (for Run-time and Real-time data collection) along with

external third-party hardware and software creates an enhanced JTAG interface - referred to as EJTAG - which provides a Real-Time debugging system.

Information on instructions that have been added to the MIPS ISA instruction set and Real-time debugging register descriptions are also included.

#### Instruction Address Match Logic

If a match occurs between the processor's virtual Instruction Address and the address value set in the Instruction Address Break register, a Debug Exception is generated to the core and/or a Trace Trigger code is applied to the ejtag\_pcst[2:0] lines. Address bits can be excluded from comparison by setting mask bits in a Mask register.

#### **Data Address & Data Value Match Logic**

If a match occurs between the processor's virtual Data Address and the address value set in the Data Address Break register, then a Debug Exception is generated to the core and/or a Trace Trigger code is applied to the ejtag\_pcst[2:0] lines. Status bits in the Debug register indicate load or store access. Address bits can be excluded from comparison by setting mask bits in a Mask register.

#### **Processor Address Bus & Processor Data Bus Match Logic**

If a match occurs between the Processor's physical Address Bus and the address value set in the Processor Address Bus Break register *and* there is also a match between the processor's accompanying data and the value in the Processor Data Bus Break register, then a Debug Exception is generated to the core and/or a Trace Trigger code is applied to the ejtag\_pcst[2:0] lines. The lower 24 Address bits can be excluded from comparison by setting mask bits in a Mask register; the Processor Data Bus bits can be excluded from comparison by setting mask bits in a Mask register.

The hardware Match Logic is not the only way to generate a Debug Exception. It can also be accomplished by the SDBBP instruction and by the EJTAG Probe (through JTAG).

The cause of the Debug Exception can be found in status bits of the Debug Register.

# **EJTAG Interface**

The EJTAG interface consists of the standard JTAG signals (i.e. jtag\_tck, jtag\_tms, jtag\_tdi, jtag\_tdo, jtag-trst), extended with extra signals that provide real time program counter output. A description of the EJTAG pins is shown in Table 21.1.

Name	Туре	Drive Strength/ Capability	Description
jtag_tck	Input	_	JTAG Test Clock Requires an external pull-down. An input test clock used to shift into or out of the Boundary-Scan register cells. jtag_tck is independent of the system and the processor clock with nominal 50% duty cycle.
jtag_tdi, ejtag_dint_n	Input	_	<b>JTAG Test Data In</b> Requires an external pull-up. On the rising edge of jtag_tck, serial input data are shifted into either the Instruction or Data register, depending on the TAP controller state. During Real Mode, this input is used as an interrupt line to stop the debug unit from Real Time mode and return the debug unit back to Run Time Mode (standard JTAG). This pin is also used as the ejtag_dint_n signal in the EJTAG mode.

Table 21.1 EJTAG Pins (Part 1 of 2)

#### Notes

Name	Туре	Drive Strength/ Capability	Description
jtag_tdo, ejtag_tpc	Output	High	JTAG Test Data Out The jtag_tdo is serial data shifted out from instruction or data register on the falling edge of jtag_tck. When no data is shifted out, the jtag_tdo is tri- stated. During Real Time Mode, this signal provides a non-sequential pro- gram counter at the processor clock or at a division of processor clock. This pin is also used as the ejtag_tpc signal in the EJTAG mode.
jtag_tms	Input	_	JTAG Test Mode Select Requires an external pull-up. The logic signal received at the jtag_tms input is decoded by the TAP con- troller to control test operation. jtag_tms is sampled on the rising edge of the jtag_tck.
jtag_trst_n	Input	_	JTAG Test Reset The jtag_trst_n pin is an active-low signal for asynchronous reset of the debug unit, independent of the processor logic. An external pull-up on the board is recommended to meet the JTAG specification in cases where the tester can not access this signal. However, specific systems ordinarily should either: 1) drive low this signal 2) use an external pull-down on the board 3) clock jtag_tclk
ejtag_dclk	Output	_	<b>EJTAG Test Clock</b> Processor Clock. During Real Time Mode, this signal is used to capture address and data from the ejtag_tpc signal at the processor clock speed or any division of the internal pipeline.
ejtag_pcst[2:0]	I/O	Low	EJTAG PC Trace Status Information 111 (STL) Pipe line Stall 110 (JMP) Branch/Jump forms with PC output 101 (BRT) Branch/Jump forms with no PC output 100 (EXP) Exception generated with an exception vector code output 010 (EXP) Exception generated with an exception vector code output 011 (SEQ) Sequential performance 010 (TST) Trace is outputted at pipeline stall time 001 (TSQ) Trace trigger output at performance time 000 (DBM) Run Debug Mode Alternate function: modebit[2:0].
ejtag_debugboot	Input	_	<b>EJTAG DebugBoot</b> Requires an external pull-down. The ejtag_debugboot input is used during reset and forces the CPU core to take a debug exception at the end of the reset sequence instead of a reset exception. This enables the CPU to boot from the ICE probe without having the external memory working. This input signal is level sensitive and is not latched internally. This signal will also set the JtagBrk bit in the JTAG_Control_Register[12].
ejtag_tms	Input	_	<b>EJTAG Test Mode Select</b> Requires an external pull-up. The ejtag_tms is sampled on the rising edge of jtag_tck.

#### Table 21.1 EJTAG Pins (Part 2 of 2)

**Note:** All input signals require pull-ups at the bonding pads per the JTAG specifications. **Note:** The sharing of the JTAG pins for scan chain and debug requires that the scan chain of the board, if used, is disconnected from the EJTAG interface when it is being used for debugging.

#### **Operating Modes**

The RC32300 CPU core has two operating modes: **Normal mode** and **Debug mode**. The *Normal mode* is when the processor is *not* executing the debug exception handler routine.

Figure 21.4 shows a state diagram where the processor modes and the EJTAG interface functions are indicated.

The Debug mode is entered after a Debug Exception (derived from hardware breakpoints, single step etc.) is taken and continues until the Debug Exception Return (DERET) has been executed. In this time the processor is executing the Debug Exception handler routine.

In Debug Mode, the ProbEn bit determines the debug exception vector address: in case ProbEn=0 the debug exception handler starts at 0xBFC0-0480 and a debug monitor program will be entered and executed through regular system memory. When ProbEn=1, the debug exception vector address is 0xFF20-0200 and a debug monitor program can be executed in a "serial" way through the EJTAG protocol. (In this case, the monitor program is located on the EJTAG Probe, not requiring any physical EPROM on the target board).

In Debug Mode mode the standard IEEE 1149.1 Test Access Port (TAP) interface (referred to as JTAG) is used to control the on-chip debug support unit block (DSU). All operations such as read and write to internal registers, to external system memories and to other on-chip peripherals is performed by the EJTAG protocol. In this case, the pins jtag\_tdi/ejtag\_dint\_n\* and jtag\_tdo/ejtag\_tpc function as jtag\_tdi input and jtag\_tdo output.

By executing a PC Trace instruction, defined as an extended JTAG instruction, the PC Trace mode is entered. This can only be done in Debug Mode and when the EJTAG Probe is present (ProbEn=1). Prior to execution of the PC Trace instruction the TAP controller must be placed in Run-Test/Idle state by toggling the jtag\_tms signal. In PC Trace mode, Program counter trace information is output via additional status pins in conjunction with the JTAG pins jtag\_tdi/ejtag\_dint\_n\* and jtag\_tdo/ejtag\_tpc. These pins now function as ejtag\_dint\_n\* input and ejtag\_tpc output. Non-sequential program counter data is available at the jtag\_tdo/ejtag\_tpc pin clocked out at the processor speed using the ejtag\_dclk pin. The type of execution is available as status at the ejtag\_pcst[2:0] pins. The PC Trace mode can be switched off by a Debug Exception caused e.g. by a breakpoint or when the EJTAG Probe activates the interrupt signal at the jtag\_tdi/ejtag\_dint\_n\* pin (which sets the JtagBrk bit in the EJTAG\_Control\_register[12]). When the PC Trace mode is switched off by a debug exception, the JTAG instruction register will be set to the BYPASS code (0x1F).

#### **JTAG Operation**




Figure 21.4 RC32334 Debug Operating Modes

#### **Test Interface and Boundary-Scan Architecture**

The IEEE 1149.1 architecture is shown in the shaded part of Figure 21.2. It consists of an Instruction Register, a Bypass Register, a Device ID register, an Implementation register and several User Data Registers (like the EJTAG Address/Data/Control registers) and a test interface referred to as a Test Access Port (TAP) controller.

The Instruction Register and Data Registers are separate scan paths arranged between the primary Test Data Input (jtag\_tdi) pin and primary Test Data Output (jtag\_tdo) pin. This architecture allows the TAP controller to select and shift data through one of the two types of scan paths, instruction or data, without accessing the other scan path.

#### **Test Access Port Operation**

The TAP controller is controlled by the Test Clock (jtag\_tck) and Test Mode Select (ejtag\_tms) inputs. These two inputs determine whether an Instruction Register scan or Data Register scan is performed. The TAP consists of a small controller design, driven by the jtag\_tck input, which responds to the ejtag\_tms input as shown in the state diagram in Figure 21.5. The IEEE 1149.1 test bus uses both clock edges of jtag\_tck. jtag\_tms and jtag\_tdi are sampled on the rising edge of jtag\_tck, while jtag\_tdo changes on the fall

The state diagram for the TAP Controller is shown in Figure 21.5.

#### **JTAG Operation**

#### Notes




Figure 21.5 TAP Controller State Diagram

Refer to IEEE Standard Test Access port (IEEE Std. 1149.1), for the full state diagram.

The main state diagram consists of six steady states: Test-Logic-Reset, Run-Test/Idle, Shift-DR, Pause-DR, Shift-IR, and Pause-IR. A unique feature of this protocol is that only one steady state exists for the condition when jtag\_tms is set high: the Test-Logic-Reset state. This means that a reset of the test logic can be achieved within five jtag\_tck(s) or less by setting the jtag\_tms input high.

At power up or during normal operation of the processor, the TAP is forced into the Test-Logic-Reset state by driving jtag\_tms high and applying five or more jtag\_tck(s). In this state, the TAP issues a reset signal that places all test logic in a condition that does not impede normal operation of the processor. When test access is required, a protocol is applied via the jtag\_tms and jtag\_tck inputs, causing the TAP to exit the Test-Logic-Reset state and move through the appropriate states. From the Run-Test/Idle state, an Instruction Register scan or a Data Register scan can be issued to transition the TAP through the appropriate states shown in Figure 21.5.

The states of the Data and Instruction Register scan blocks are mirror images of each other adding symmetry to the protocol sequences. The first action that occurs when either block is entered is a capture operation. For the Data Registers, the Capture-DR state is used to capture (or parallel load) the data into the selected serial data path. In the Instruction Register, the Capture-IR state is used to capture status information into the Instruction Register.

From the Capture state, the TAP transitions to either the Shift or Exit1 state. Normally the Shift state follows the Capture state so that test data or status information can be shifted out for inspection and new data shifted in. Following the Shift state, the TAP either returns to the Run-Test/Idle state via the Exit1 and Update states or enters the Pause state via Exit1. The reason for entering the Pause state is to temporarily suspend the shifting of data through either the Data or Instruction Register while a required operation, such as refilling a host memory buffer, is performed. From the Pause state shifting can resume by re-entering the Shift state via the Exit2 state or terminated by entering the Run-Test/Idle state via the Exit2 and Update states.

Upon entering the Data or Instruction Register scan blocks, shadow latches in the selected scan path are forced to hold their present state during the Capture and Shift operations. The data being shifted into the selected scan path is not output through the shadow latch until the TAP enters the Update-DR or Update-IR state. The Update state causes the shadow latches to update (or parallel load) with the new data that has been shifted into the selected scan path. Limitations of TAP controller are RC32300 CPU core as part of the RC32334.

#### **TAP Controller State Assignments**

All state transitions within the TAP controller occur at the rising edge of the TCLK pulse and—depending on the jtag\_tms signal level (0 or 1)—it proceeds to the next state.

- ◆ Test-Logic-Reset
  - The test logic is disabled so that normal operation of the on-chip system logic can continue unhindered.
- ◆ Run-Test/Idle
  - A controller state between scan operations.
- Select-DR-Scan
  - This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state.
- Capture-DR
  - In this controller state, data may be parallel-loaded into test data registers selected by the current instruction on the riding edge of TCLK.
- Shift-DR
  - In this controller state, the test data register connected between jtag\_tdi and jtag\_tdo, as a result of the current instruction, shifts data one stage towards its serial output on each rising edge of TCLK. The test data register content is being shifted out serially, LSB first, at the falling edge of TCLK towards the jtag\_tdo output.
- Exit1-DR
  - This is a temporary controller state. If jtag\_tms is held high, a rising edge applied to TCLK while in this state causes the controller to enter the Update-DR state, which terminates the scanning process. If jtag\_tms is held low and a rising edge is applied to TCLK, the controller enters the Pause-DR state.
- Pause-DR
  - This controller state allows shifting of the test data register in the serial path between jtag\_tdi and jtag\_tdo to be temporarily halted.
- Exit2-DR
  - This is a temporary controller state. If jtag\_tms is held high and a rising edge is applied to TCLK while in this state, the scanning process terminates and the TAP controller enters the Update-DR state.
- Update-DR
- Data is latched onto the parallel output of these test data registers from the shift-register path on the falling edge of TCLK.
- Select-IR-Scan
  - This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state.
- Capture-IR
  - In this controller state, the shift-register contained in the instruction register loads a pattern of fixed logic values on the rising edge to TCLK.
- Shift-IR
  - In this controller state, the shift-register contained in the instruction register is connected between jtag\_tdi and jtag\_tdo and shifts data one stage towards its serial output on each rising edge to TCLK. The instruction shift register content is being shifted out serially, LSB first, at the falling edge of TCLK towards the jtag\_tdo output.

#### Exit1-IR

- This is a temporary controller state. While in this state, if jtag\_tms is held high, a rising edge applied to TCLK causes the controller to enter the Update-DR state, which terminates the scanning process. If jtag\_tms is held low and a rising edge is applied to TCLK, the controller enters the Pause-DR state.
- Pause-IR
- This controller state allows shifting of the instruction register to be halted temporarily.
- Exit2-IR
  - This is a temporary controller state. While in this state, if jtag\_tms is held high and rising edge is applied to TCLK termination of the scanning process occurs. The TAP controller then enters the Update-IR controller state. If jtag\_tms is held low and a rising edge is applied to TCLK, the controller enters the Shift-IR state.
- Update-IR
  - The instruction shifted into the instruction register is latched to the parallel output from the shiftregister path on the falling edge of TCLK, in this controller state. Once the new instruction has been latched, it becomes the current instruction.

#### **Instruction Register (IR)**

The Instruction Register is responsible for providing the address and control signals required to access a particular Data Register in the scan path. The Instruction Register is accessed when the TAP receives an Instruction Register scan protocol. During an Instruction Register scan operation, the TAP controller selects the output of the Instruction Register to drive the TDO pin. The Instruction Register consists of an instruction shift register and an instruction shadow latch. The instruction shift register consists of a series of shift register bits arranged to form a single scan path between TDI and TDO. During Instruction Register scan operations, the TAP controls the instruction shift register to capture status information and shift data from TDI to TDO. Both the capture and shift operations occur on the rising edge of TCK; however, the data shifted out from the TDO occurs on the falling edge of TCK. The status inputs are user-defined observability inputs, except for the two least significant bits, which are always 01 for scan-path testing purposes. (The Instruction Register has a minimum length of two bits.) In the Test-Logic-Reset state, the instruction shift register is set to all ones. This forces the device into the functional mode and selects the Bypass Register (or the Device Identification Register if one is present).

The instruction shadow register consists of a series of latches, one latch for each instruction shift register bit. During an Instruction Register scan operation, the latches remain in their present state. At the end of the Instruction Register scan operation, the Instruction Register update input updates the latches with the new instruction installed in the instruction shift register. In the Test-Logic-Reset state, the latches are set to all ones.

#### **Test Data Register (DR)**

The IEEE 1149.1 standard requires two Data Registers: Boundary-Scan Register and Bypass Register, with a third, optional, Device Identification Register. Additional user-defined Data Registers may be included. The Data Registers are arranged in parallel from the primary TDI input to the primary TDO output. The Instruction Register supplies the address that allows one of the Data Registers to be accessed during a Data Register scan operation. During a Data Register scan operation, the addressed scan register receives TAP control signals to pre-load test response and shift data from TDI to TDO. During a Data Register scan operation, the TAP selects the output of the Data Register to drive the TDO pin. When one scan path in the Data Register is being accessed, all other scan paths remain in their present state.

However, additional specific test data registers are available for various operations during Run-Time and Real-Time debugging. These registers are connected in parallel between a common serial input and a common serial data output.

The following sections provide a brief description of these elements. For a complete description, refer to IEEE Standard Test Access port (IEEE Std. 1149.1 - 1990).

#### **Bypass Register**

The Bypass Register is used to allow test data to flow through the device from TDI to TDO. It contains a single-stage shift register for a minimum length in serial path. When an instruction selects the bypass register and the TAP controller is in the Capture-DR state, the shift register stage is set to a logic zero on the rising edge of TCLK. Bypass register operations should not have any effect on the device's operation in response to the BYPASS instruction.

#### **Boundary Scan Register**

The Boundary Scan Register allows serial data to be loaded into or read out of the processor input/ output ports. The Boundary Scan Register is a part of the IEEE 1149.1 - 1990 Standard JTAG Implementation. The boundary scan register for the internal CPU core must never be used.

#### **Device Identification Register**

The Device Identification Register is an optional register defined by IEEE 1149.1, to identify the device's manufacturer, part number, revision, and other device-specific information. Table 21.2 shows the bit assignments defined for the (read only) Device Identification Register. These bits can be scanned out of the Identification Register after being selected. Although the Device Identification Register is optional, IEEE 1149.1 specification has dedicated an instruction to select this register. The Device Identification Register is selected when the Instruction Register is loaded with the IDCODE instruction.

Bit(s)	Mnemonic	Description	R/W	Reset
0	reserved	reserved 0x1	R	1
11:1	Manuf_ID	Manufacturer Identity (11 bits) IDT 0x33	R	0x33
27:12	Part_number	<b>Part Number</b> (16 bits) This field identifies the part number of the processor derivative. For the RC32300 CPU core, this value is: 0x0026	R	impl. dep.
31:28	Version	Version (4 bits) This field identifies the version number of the processor derivative. For the RC32300 CPU core, this value is 0x0	R	impl. dep.

Table 21.2 CPU Core Device Identification Register

Version	Part Number	Vendor ID	LSB
0000	0000 0000 0010 0110	0000 0110 011	1

Figure 21.6 CPU Core Device ID Instruction Format

#### **Implementation Register**

This is a 32-bit <u>read only</u> register to identify the features of the Debug Support Unit which are implemented by the RC32334.

Bit(s)	Mnemonic	Description	R/W	Reset
0	MIPS32/64	MIPS 32-bit or 64 indicates the type of MIPS CPU, informing the width of the MIPS CPU datapath, the debug registers implemented in the DSU, and the EJTAG_Data_register. 0: 32-bit wide data registers 1: 64-bit wide data registers Set to 0 for RC32334	R	0
41	Ch[3:0]	Number of Break Channels: these 4 bits used to indicate the number of break channels implemented in the DSU. Debug SW should check InstrBrk, DataBrk and ProcBrk to know what break types are implemented. 0000 = no break channels 0001 = 1 break channel (Default)	R	0001
		1111 = 15 break channels	6	0
5	NoInstBrk	Instruction Address Break: this bit indicates if the Instruction Address Break function is implemented in the DSU. 0: Instruction Address Break is implemented 1: Instruction Address Break is not implemented	R	0
6	NoDataBrk	Data Address Break: this bit indicates if the Data Address Break function is implemented in the DSU. 0: Data Address Break is implemented 1: Data Address Break is not implemented	R	0
7	NoProcBrk	Processor Bus Break: this bit indicates if the Processor Bus Break function is implemented in the DSU. 0: Processor Bus Break is implemented 1: Processor Bus Break is not implemented	R	0
108	PCSTW	PCST Width and DCLK Division Factor000,111 3 bits (DCLK is 1/1 of CPU pipeline CLK)0016 bits (DCLK is 1/2 of CPU pipeline CLK)0109 bits (DCLK is 1/3 of CPU pipeline CLK)01112 bits (DCLK is 1/4 of CPU pipeline CLK)othersreserved	R	000
1311	TPCW	TPC Width         000,111 1 bit       000 is Standard EJTAG         001       2 bits       Reserved         010       4 bits       Reserved         011       8 bits       Reserved         others       reserved	R	000
14	NoDMA	No EJTAG DMA Support 0: EJTAG DMA is supported by implementation 1: EJTAG DMA is not supported by implementation	R	1
15	NoPCTrace	No PC Trace Support 0: PC Trace is supported by implementation 1: PC Trace is not supported by implementation	R	0
16	MIPS16	MIPS16 Support 0: MIPS CPU does not support MIPS16 1: MIPS CPU supports MIPS16		0
17	ICacheC	Instruction Cache Coherency 0: Instruction Cache does not keep DMA coherency 1: Instruction Cache keeps coherency with DMA	R	0
18	DCacheC	Data Cache Coherency 0: Data Cache does not keep coherency with DMA 1: Data Cache keeps coherency with DMA	R	0

Bit(s)	Mnemonic	Description	R/W	Reset
19	PhysAW	Physical Address Width Informs the size of EJTAG_Address_register 0: Physical addresses are 32-bit in length 1: Physical addresses is from 33 to 64-bits in length The exact length of can be determined by shifting a pattern through the EJTAG Address Register.	R	0
2220	reserved	reserved, EJTAG Probe must shift 0s in	R	0
23	SDBBPCode	SDBBP uses Special2 Opcode (for MIPS-I/II/II/IV) 0: SDBBP is encoded according to EJTAG rw 1.3 specification 1: SDBBP is encoded using a Special2 Opcode	R	0
3124	reserved	reserved, EJTAG Probe must shift 0s in	R	0

Table 21.3 Implementation Register (Part 2 of 2)

#### **EJTAG Address Register**

The length of the EJTAG Address Register is 32 bits. The length is identical to the length of the physical processor address bus, and is determined by shifting a pattern through the register. This register can be used as follows:


Processor Access: In this mode the RC32334 can access memory on the EJTAG Probe in a serial way through the JTAG interface. A 32 bit address is captured and is shifted out via the jtag\_tdo/ ejtag\_tpc pin to the EJTAG Probe. Depending on the direction of the access, data is shifted into the jtag\_tdi pin (processor read) or shifted out of the jtag\_tdo/ejtag\_tpc pin (processor write).

#### **EJTAG Data Register**

This register is used with the EJTAG\_Address\_register in the following mode:

Processor Access: In this mode the RC32334 can access memory located on the EJTAG Probe in a serial way through the JTAG interface. A 32 bit data word is captured and is shifted out via the jtag\_tdo/ejtag\_tpc pin to the EJTAG Probe for a Processor Write action; for a Processor Read action 32 bits of data is shifted into the jtag\_tdi /ejtag\_dint\_n\* pin and is made available to the processor.

The organization of the bytes in the 32 bit EJTAG Data Register depends on the endianess of the CPU, as shown in Figure 21.7 and Figure 21.8.



bit 31 EJtag_Data_Reg bit 0	bit 31 EJtag_Data_Reg bit 0	bit 31 EJtag_Data_Reg bit 0		
bit 7 0 address 0 a address 1 b address 2 c address 3 d	bit 7         0         Memory           address 0         a         a           address 1         b         a           address 2         c         a           address 3         d         a	bit 7         0         Memory           address 0         a         a           address 1         b         a           address 2         c         a           address 3         d         a		
MIPS CPU Big Endian Transfer size = Half word EJtag_Address_Reg[1:0] = 10 Dsz[1:0]=01	MIPS CPU Big Endian Transfer size = Byte EJtag_Address_Reg[1:0] = 00 Dsz[1:0]=00	MIPS CPU Big Endian Transfer size = Byte EJtag_Address_Reg[1:0 = 11 Dsz[1:0]=00		
bit 31 EJtag_Data_Reg bit 0	bit 31 EJtag_Data_Reg bit 0	bit 31 EJtag_Data_Reg bit 0		
bit 7 0 address 0 a address 1 b address 2 c address 3 d	bit 7 0 address 0 a address 1 b address 2 c address 3 d	bit 7 0 address 0 a address 1 b address 2 c address 3 d		

Figure 21.8 Examples of Byte Organization in a 32-bit EJTAG Data Register

#### **EJTAG Control Register**

This is a 32 bit register to control the various operations of the debug support and the JTAG unit. This register is selected by shifting in the JTAG\_CONTROL\_IR instruction. Bits in the EJTAG\_Control\_register can be set/cleared by shifting in data; status is read by shifting out this register.

This EJTAG\_Control\_register, shown in Table 21.4, can only be accessed by the JTAG interface.

Bit(s)	Mnemonic	Description	R/W	Reset
0	ClkEn	<b>DCLK output Enable bit</b> When this bit is set to 0 it disables the DCLK output (making it high impedance or 0). When it is set to 1 it will enable the DCLK output dur- ing Real Time Tracing mode.	R/W	0
1		<b>Unused</b> This bit is always 0.	W0/R	0
2		<b>Unused</b> This bit is always 0.	W1/R	0
3	BrkSt	Break Status This bit is set to 1 when the processor takes a debug exception and is cleared when the processor executes the DERET instruction. This bit is the same as the DM (Debug Mode) bit in Debug Register [30].		0
4		<b>Unused</b> This bit is always 0.	R/W	0
5		<b>Unused</b> This bit is always 0.	R/W	0
6		reserved	R	0
8,7	Dsz[1:0]	<b>Unused</b> These bits are always 00.	R/W	00

Table 21.4 EJTAG\_Control\_Register (Part 1 of 3)

Bit(s) Mnemonic		Description	R/W	Reset	
9		<b>Unused</b> This bit is always 0.	R/W	0	
10		<b>Unused</b> This bit is always 0.	R	0	
11		<b>Unused</b> This bit is always 0.	W1/R	0	
12	Setting this bit to 1 causes a debug exception to the processor. This bit is also set by activating the jtag_tdi/ejtag_dint_n* pin (stopping the PC Trace mode). When the debug exception occurs, the processor core will be waken up if it was in sleep mode. This bit is cleared by hardware when the debug exception is taken. JTAG Break is ignored if the CPU is in debug mode.			0	
1413	reserved	reserved	R	00	
15	ProbEn	<b>EJTAG Probe Enable</b> This bit must be set to 1 by the probe's software to indicate that a probe is present and active. If it is set to 0, it indicates that the probe is not present or inactive and the EJTAG module will not allow the processor to access the probe, and the result is undefined (may result in bus error). The clock at the DCLK pin is disabled in this case. The debug exception is set at 0xBFC0-0480.	R/W	0	
16	PrRst Processor Reset When this bit is set to 1, a soft reset exception is forced to the proces- sor. The reset is sustained as long as the PrRst bit is 1. The processor will set the SR bit in the processor's status register. The Processor Reset bit is not masked by MRst* in Debug Control Register[1].		R/W	0	
17		<b>Unused</b> This bit is always 0.	R/W	0	
18	PrAcc       Processor Access         This bit is set to 1 by hardware when the processor accesses the probe's reserved addresses (0xFF20-0000 through 0xFF2F-FFFF). The probe's software must set this bit to 0 to indicate the end of the access action.		W0/R	0	
19	PRnW	Processor Access Read not Write Internal hardware sets this bit to 1 when the Processor Access action is a write action, it is set to 0 for a read action.	R	0	
20	PerRst	<b>Peripheral Reset</b> When this bit is set to 1 it will force a reset to all the peripherals of the processor (except for the EJTAG interface and the Debug Support Unit).	R/W	0	
21	Run	Run When this bit is read as 1, the processor was in the run state (the pro- cessor clock was running) at the moment that the EJTAG_Control_register was captured.	R	1	
22		<b>Unused</b> This bit is always 0.	R	0	

Table 21.4 EJTAG\_Control\_Register (Part 2 of 3)

Bit(s)	Mnemonic	Description	R/W	Reset
23	Sync	<b>Sync</b> (only used when PCTRACE is supported) This bit will synchronize the end of the Processor read access (instruc- tion fetch) with the setting of the PC Trace mode. When this bit is set, the processor will be stalled for the last processor read access until the EJTAG module has been placed into the PC Trace Mode (i.e. the PC Trace instruction is in the instruction register and the TAP controller is in the Run-Test/idle state). This bit can only be set at the end of a proces- sor read access, i.e. the PrAcc bit was 1 and is written with a 0 and PRnW is 0. In all other cases, writing a 1 will be ignored. The bit is cleared by hardware when the PC Trace mode is entered. The bit can also be cleared by writing a 0 to it: this will then also generate the acknowledge for the processor read. This bit is read-only 0 when PC Trace is not supported (NoPCTrace = 1).	W/R	0
2524	PCLen	Target PC Output Length Set to 00 for RC32334.	R	0
3126	reserved	reserved	R	0

#### Table 21.4 EJTAG\_Control\_Register (Part 3 of 3)

Figure 21.9 shows examples of the Sync Operation.




Figure 21.9 Examples of the Sync Operation

#### PC Trace Instruction (only if PC Trace is supported)

This JTAG instruction is used to enable PC Trace mode. The Real-Time Trace mode is set when the TAP controller has reached the Run-Test/Idle state. In this mode, the jtag\_tdo/ejtag\_tpc pin provides non-sequential program counter output at the ejtag\_dclk speed. The ejtag\_pcst[2:0] pins are used to show the type of instruction execution. A debug exception disables the PC Trace mode. The instruction register will be set to BYPASS code (0x1F).

# **JTAG Operation**

#### **Processor Access**

The CPU can then execute code taken from the EJTAG Probe and it can access data (via load or store) which is located on the EJTAG Probe. This occurs in a serial way through the EJTAG interface: the core can thus execute instructions e.g. debug monitor code, without occupying the user's memory.

Accessing the EJTAG Probe's memory can only be done when the processor accesses an EJTAG address (which is in the range from 0xFF20-0000 to 0xFF2F-FFFF), when the ProbEn bit is set and when the processor is in debug mode (DM=1).

When a debug exception is taken, while the ProbEn bit is set, the processor will start fetching instructions from address 0xFF20-0200.

#### Instruction Fetch/Read from the EJTAG Probe

- 1. The internal hardware latches the requested address into the JTAG\_Address\_Capture Register (in case of the Debug exception: 0xFF20-0200).
- 2. The internal hardware sets the following bits in the EJTAG\_Control\_register:
  - PrAcc = 1 (selects Processor Access operation)
  - PRnW = 0 (selects processor read operation)
  - Dsz[1:0] = value depending on the transfer size
- The EJTAG Probe selects the EJTAG\_Control\_register, shifts out this control register's data and tests the PrAcc status bit (Processor Access): when the PrAcc bit is found 1, it means that the requested address is available and can be shifted out.
- The EJTAG Probe checks the PRnW bit to determine the required access and shifts in a DmaAcc = 0 bit into the EJTAG\_Control\_register.
- 5. The EJTAG Probe selects the EJTAG\_Address\_register and shifts out the requested address.
- 6. The EJTAG Probe selects the EJTAG\_Data\_register and shifts in the instruction corresponding to this address.
- The EJTAG Probe selects the EJTAG\_Control\_register and shifts a PrAcc = 0 bit into this register to indicate to the processor that the instruction is available.
- 8. The instruction becomes available in the instruction register and the processor starts executing.
- 9. The processor increments the program counter and outputs an instruction read request for the next instruction. This will start the whole sequence again.

Using the same protocol, the processor can also execute a load instruction to access the EJTAG Probe's memory. For this to happen, the processor must execute e.g. a lw, lb,... instruction with the target address in the appropriate range.

Almost the same protocol is used to execute a store instruction to the EJTAG Probe's memory. The store address must be in the range: 0xFF20-0000 to 0xFF2F-FFFF, the ProbEn bit must be set, and the processor has to be in debug mode (DM=1). The sequence of actions is found below.

#### **Processor Write Access**

- 1. The internal hardware latches the requested address into the JTAG\_Address\_Capture Register
- 2. The internal hardware latches the data to be written into the JTAG Data Capture Register.
- 3. The internal hardware sets the following bits in the EJTAG\_Control\_register:

PrAcc = 1 (selects Processor Access operation)


PRnW = 1 (selects processor write operation)

Dsz[1:0] = value depending on the transfer size

- 4. The EJTAG Probe selects the EJTAG\_Control\_register, shifts out this control register's data and tests the PrAcc status bit (Processor Access): when the PrAcc bit is found 1, it means that the requested address is available and can be shifted out.
- 5. The EJTAG Probe checks the PRnW bit to determine the required access and shifts in a DmaAcc=0 bit into the EJTAG\_Control\_register.
- 6. The EJTAG Probe selects the EJTAG\_Address\_register and shifts out the requested address.
- 7. The EJTAG Probe selects the EJTAG\_Data\_register and shifts out the data to be written.
- 8. The EJTAG Probe selects the EJTAG\_Control\_register and shifts a PrAcc = 0 bit into this register to indicate to the processor that the write access is finished.
- 9. The EJTAG Probe writes the data to the requested address in its memory.
- 10. The processor detects that PrAcc bit = 0, which means that it is ready to handle a new access.

#### Notes

Figure 21.10 depicts the processor and probe actions for the Processor Read and Processor Write Access.



#### **Reset Overview**

The processor core, processor peripherals, EJTAG module and the DSU can be reset as follows (see also Figure 21.11):

- The hard reset (general reset) signal resets the processor, the EJTAG, the DSU and the peripherals.
- The EJTAG Probe can Soft Reset the processor core by setting the PrRst bit in the EJTAG\_Control\_register.
- The EJTAG Probe can reset the peripherals on the processor by setting the PerRst bit in the EJTAG\_Control\_register.
- The processor can reset both the EJTAG Module and the DSU by setting the JtagRst bit in the Debug Register.

A System reset can be provided by the EJTAG Probe by activating the combination. of reset control bits: PrRst and PerRst.

A full system reset through the EJTAG is by the JTAG reset pin to the master reset on the board.

**JTAG Operation** 




Figure 21.11 Reset Overview

#### **EJTAG Module Clocking**

The bus clock may be used to clock all registers within the EJTAG Module which are not part of the TAPcontroller or the JTAG registers (e.g. used for Processor Access or DMA access). These latter registers are clocked by jtag\_tck.

#### **Instruction Register**

The instruction Register is a 5-bit field (such as IR4, IR3, IR2, IR1, IR0) that is used to decode 32 different possible instructions and allows instructions to be serially input to the device, when the TAP controller is in the Shift-IR state.

Instructions are decoded to perform the following tasks:

- To select test data registers that may operate while the instruction is current. The other test data registers should not interfere with chip operation and selected data registers.
- To define the serial test data register path that is used to shift data between TDI and TDO during data register scanning.

Instructions are decoded as shown in Table 21.5. Brief descriptions of each instruction are included in the table, but for a more complete description, refer to IEEE Standard Test Access port (IEEE Std. 1149.1-1990).

Hex Value	Instruction Name/Description	Function
0x00	<b>EXTEST</b> Extest is a mandatory instruction provided for external circuitry and board level interconnection check.	Select Boundary Scan Register.
0x01	<b>IDCODE</b> Selects the Device Identification Register to read out manufac- ture's identity, part number, and version number.	Select Chip Identification Data Register.
0x02	<b>SAMPLE/PRELOAD</b> SAMPLE instruction allows a snapshot of data flowing from the system pins to the on-chip logic, or vice versa. Preload allows data values to be loaded onto the latched parallel outputs of the boundary-scan shift register, prior to selection of the other boundary-scan test instruction.	Select Boundary Scan Register.

Table 21.5 Instruction Decoding (Part 1 of 2)

Hex Value	Instruction Name/Description	Function
0x03	ImpCode	Select Implementation Register.
0x04	<b>INTEST</b> Tests the processor's internal logic. Test simulations are shifted in one at a time and applied to the on-chip system logic. The test results are captured into the Boundary-scan register and exam- ined by subsequent shifting.	JTAG
0x05	HI-Z Places all of the device's output pins into a high impedance state. An external ICE can then drive all of the pins, and would not damage on-chip logic as well as the input pins.	JTAG
0x06	<b>CLAMP</b> Allows the state of the signals driven from the IC pins to be deter- mined from the boundary-scan register, while the bypass register is selected as the serial path between TDI and TDO.	JTAG
0x07	BYPASS	Bypass mode
0x08	JTAG_ADDRESS_IR Selects the JTAG_Address_Register from external ICE probe to load 32-bits of TDI data into the JTAG_Address_Register. At the DR-Update moment, the shifting stops and the 320bits of data are then loaded into the update register for the internal bus.	Select JTAG_Address Register.
0x09	JTAG_DATA_IR Selects the JTAG_Data_Register from external ICE probe to load 32-bits of TDI data into the JTAG_Data_Register. In addi- tion, data written to external ICE probe are captured from the processor or any slave at Data_Capture register. Data latched are at Capture_DR stage are shifted out via TDO.	Select JTAG_Data Register.
0x0A	JTAG_CONTROL_IR Select the JTAG_Control_Register from the external ICE probe, to load 32-bits of TDI data into JTAG_Control_Register bits or read the JTAG_Control_Register bits.	Select JTAG_Control register
0x0B	JTAG_ALL_IR This register is the concatenation of the Address_Shift, Data_Shift and JTAG_Contrl_Register. It can be used if switch- ing instructions in the instruction register cost too many TCLK cycles. The first bit shifted out is bit 0 as shown in Figure 21.12	Select JTAG_All register
0x10	<b>PCTRACE</b> Decoded to switch from Run-Time mode to Real-Time mode. After executing this instruction, the PCST[2:0] pins, in conjunc- tion with TDO, provides a non-sequential program counter at the DCLK speed. TDI/DINT* is used in Real-time mode to switch back to Run-Time Mode by setting the JtagBrk bit. The instruc- tion register will be set to BYPASS code (0x1F). Prior to execut- ing the PCTRACE instruction, the TAP controller is placed into the Run-Test/Idle state.	PCTRACE Instruction
0x1F	BYPASS Contains a single shift-register stage and is set to provide a mini- mum-length serial path between TDI and the TDO pins of the device, when no device test operations are required. Any unused instruction is defaulted to the BYPASS instruction.	Bypass mode

## Notes

**Note:** As mentioned in the definition of the BYPASS instruction, any unused instruction will default to the BYPASS instruction.




Figure 21.12 Shift Order Sequence of the JTAG\_All\_IR Register

#### **The Debug Unit**

The Debug Unit section describes the debug unit implemented in the processor, and covers the extended instruction to MIPS ISA instruction set as well as support functions and registers for Real Time Debugging.

**Note:** The EXTERNAL INSTRUCTIONS are slightly different from the original definition. Similarly, the DEBUG REGISTER is also different.

# **Extended Instructions**

The following instructions are added to the standard MIPS ISA instruction set to provide a software debug breakpoint exception and debug exception return.

#### **SDBBP (Software Debug Breakpoint)**

<b>0000</b> 31	00			CODE				11	4		
31				OODL					I	1111	
	26										0
Format	SDBBP Co	ode									
Description	code field of code field r this instruct mode (DM= is retrieved	can be used etrieved by tion, using ='1'). The C by the deb	d for par the exit the DEI CODE file oug exce	ssing inform ception han PC register. eld of the SI eption hand	nt exception, nation to the e dler is to load The SDBBP DBBP is availa ler only by loa t used in any y	xception h the conte instruction able for us iding the c	andle nts of is NC e as a ontent	r, but the the mem )P when software ts of the r	only v ory w it is us para	way to ha ord conta sed in de meter or	ave th aining bug Ily, an
Operation	if DBD =	ExceptionH '0', DEPC PC <- Addr ' Bp <- '1'	landler\ <- Add	ress of SDB	BP instruction						
Exceptions	Debug Bre Note: The	•	•		following op	code:					

#### **Notes**

31	28	27	24 23	20 19	16 15	12 11	87	4	3 0
000	)0	00		со	DE			00	1110
31		26							0

**Description** The opcode above was used by MIPS CPUs following EJTAG specification 1.3.1, and its use is discouraged because it may conflict with a future MIPS ISA.

#### **DERET (Debug Exception Return)**

31 2	8 27	24 23	20	19 16	6 15 12	2 11 8	7 4	3	0
0100	00 1	1 0	0000	0000	0000	0000	0001	1111	
31	26 2	5 24							0
Format	DERET								
Description	branch or tion can n to the PC and the B <b>Note:</b> If a	r jump ir not be u and pro BrkSt bit MTC0	nstruction c sed in the c ocessing re (EJTAG_C instruction	ycle, execution delay slot itse eturns to the of Control_Regis was used to	ng with a delay If. The return a priginal progra ster[3]) are res	address in the	ction cycle. Th I in the DEPC Mode bit (DM	e DERET register is I in Debug	instruc copied [30])
Operation	T: temp < T+1: PC < DM <- BrkSt <	<- temp '0'							

**Exceptions** Coprocessor Unusable Exception

# **Extended CP0 Registers (Debug Registers)**

The Standard EJTAG Specification (Version 1.5.3) defines three registers to be added to the CP0 registers to support debug exceptions:

- Debug Register
- Debug Exception PC
- Debug Exception Save Register

The RC32334 only implements the Debug register and the Debug Exception PC register in the CP0. The Debug Exception Save Register is implemented as an on-chip register located at physical address 0xFFF-E210.

#### **Debug Register**

#### Debug Register, CPO register 24

The Debug Register is used to control the debug exception and provide status information about the cause of the debug exception. The read only status bits are automatically updated every time the debug exception is taken.

# Extended CP0 Registers (Debug Registers)

#### Notes

Bit(s) Mnemonic		Description	R/W	Rese	
0		<b>Unused</b> This bit is always 0.	R	0	
1	DBp	<b>Debug Breakpoint exception status</b> This bit is set to '1' when a debug exception occurred due to execution of the SDBBP instruction.	R	0	
2	DDBL	<b>Debug Data Address Break Load Exception Status</b> This bit is set to '1' when a Data Address Break caused the debug excep- tion during execution of a Load Memory instruction.	R	0	
3	DDBS	Debug Data Address Break Store Exception Status         R           This bit is set to '1' when a Data Address Break caused the debug exception during execution of a Store Memory instruction.         R		0	
4	DIB	Debug Instruction Address Break Exception Status This bit is set to '1' when an Instruction Address Break caused the debug exception.	R	0	
5	DINT	<b>Debug Processor Bus Break Exception Status</b> This bit is set to '1' when a Processor Bus Break or a JTAG Break (from the EJTAG Probe) caused the debug exception.	R	0	
6	DBES	Debug Boot Bit This bit is set to '1' when Debug Boot is active during reset and forces the CPU to take the Debug Exception at the end of the reset sequence. It is cleared by software.		0	
7	JtagRst	JTAG Reset Setting this bit to '1' will reset both the EJTAG module and the DSU.	R/W	0	
8		Unused This bit is always 0.	R	0	
9	reserved	reserved	R	0	
10	BsF	<b>Bus Error Exception Flag</b> This bit is set to '1' when a bus error exception occurred during a Load or Store instruction while the debug exception handler was running (DM='1'). The Bus error Exception will set this bit to '1' regardless of writing a '0'. It is cleared by writing a '0' and writing '1' is ignored.	W0/R	0	
11	TLF	<b>TLB Exception Flag</b> This bit is set to '1' when a TLB related exception occurs during the Load or Store instruction while the debug exception handler is running (DM='1'). The TLB exception will set this bit to '1', and it is cleared by writing '0'. Writ- ing '1' is ignored.	W0/R	0	
12	OES	Other Exception Status When this bit is set it indicates an exception other than Reset, cache error, NMI or UTLB Miss/TLB Refill was raised at the same time as a debug exception. In this case the Status, Cause, EPC and BadVaddr registers assume the usual status after occurrence of such an exception, but the address in the DEPC is not the 'other exception' vector address. In this case the proper exception handler address has to be placed in DEPC by the debug exception handler software, after which processing returns directly from the debug exception to the other exception handler.	R	0	
13	TRS	TLB Refill Miss Status This bit is the same as OES, but it is set when TLB refill occurs at the same time as a debug exception. DEPC must be set to TLB Refill exception vec- tor, that is, 0xBFC0_0200 (BEV=1) or 0x8000_0000 (BEV=0), by debug exception handler software, after which processing returns directly from the debug exception to the TLB Refill exception handler. For a description of the exception vector locations for the RC32334, refer to the Exception Vector Locations section in Chapter 6 (Table 6.16) of this manual.	R	0	

#### Extended CP0 Registers (Debug Registers)

#### Notes

Bit(s)	Mnemonic	Description	R/W	Reset	
14	NIS	Non Maskable Interrupt Status When this bit is set it indicates that a non-maskable interrupt has occurred at the same time as a debug exception. In this case the Status, Cause, EPC and BadVAddr registers assume the usual status after occurrence of a non-maskable interrupt, but the address in DEPC is not the non- maskable exception vector address (0xBFC0-0000). Instead, 0xBFC0- 0000 has to be placed in DEPC by the debug exception handler software, after which processing returns directly from the debug exception to the non-maskable interrupt handler.	R	0	
15	5       CES       Cache Error Status: This bit indicates that a Debug exception and a Cache Fror occurred at the same time.       From the same time.         0: No Cache Error.       1; Cache Error occurred at the same time with Debug exception.       From the same time with Debug exception.				
16	Itrpt       Interrupt when Cause.IV is set: This bit indicates that a Debug exception and an interrupt with the Cause.IVbit set occurred at the same time.         0: No interrupt with Cause.IV bit set.         1; Interrupt with Cause.IV bit set.		R	0	
17-29	reserved	reserved	R	0	
30	DM	<b>Debug Mode Status</b> When this bit is set it indicates that a debug exception has been taken. It is cleared upon return from the debug exception (execution of DERET). While this bit is set all interrupts (including NMI), TLB exception, Bus error exception and debug exception are masked and the cache line locking function is disabled. A copy of the DM status is available in the BrkSt bit (EJTAG_Control_Register[3]) and the ejtag_pcst[2:0] status lines (DBM code).	R	0	
31	DBD	<b>Debug Branch Delay</b> This bit is set to '1' when a debug exception occurs while an instruction in the branch delay slot is executing. The DEPC points to the branch or jump instruction preceding the instruction causing the debug exception.	R	0	

 Table 21.6
 Debug Register (Part 2 of 2)

# **Debug Exception Program Counter Register (DEPC)**

For the RC32334, DEPC is CP0 Register 23.

Bit(s)	Mnemonic	Description	R/W	Reset
31:0	DEPC	The DEPC register holds the address where processing resumes after the debug exception routine has finished. The address that has been loaded in the DEPC register is the virtual address of the instruction that caused the debug exception. If the instruction is in the branch delay slot, the virtual address of the immediately preceding branch or jump instruction is placed in this reg- ister. If the preceding instruction was a branch not taken, DEPC may be implemented point directly to the instruction in the delay slot. Execution of the DERET instruction causes a jump to the address in the DEPC. If the DEPC is both written from software (by MTC0) and by hardware (debug exception) then the DEPC is loaded by the value generated by the hardware. Bit 0 of the DEPC indicates the MIPS16 mode, and is 1 when the inter- rupted instruction is a MIPS16 instruction. Bit 0 always set to 0 for RC32334.	R/W	Undefined

Table 21.7 Debug Exception Program Counter

.

#### **Debug Exception Save Register (DESAVE)**

In the RC32334, this register is external to the core and implemented at physical address 0xFFFF-E210.

Bit(s)	Mnemonic	Description	R/W	Reset
31:0	DESAVE	This register is used by the debug exception handler to save one of the GPRs, that is then used to save the rest of the context to a pre- determined memory are, e.g. in the EJTAG Probe. This register allows the safe debugging of exception handlers and other types of code where the existence of a valid stack for context saving cannot be assumed.	R/W	Undefined

# **Register Map**

The following registers are implemented in a Debug Support Unit. These registers contain the data, address, control and status of the break channels, and are only accessible for read when the processor is executing in Debug Mode (DM='1') and for write when DM=1 and the memory protection bit is switched off (MP='0'). When these conditions are not met, an attempt to access will cause an undefined result, e.g., invalid data may be read or a bus/address error exception may be raised. The DSU registers are non-cached memory locations, although they are in the kseg2 area. Only word/double word accesses are allowed to these registers. The base address for all of these registers is: 0xFF300000 and the actual address can be obtained by adding the offset value in Table 21.9.

Offset	Mnemonic	Description
0000	DCR	Debug Control Register
0004	IBS	Instruction Address Break Status
0008	DBS	Data Break Status
000C	PBS	Processor Break Status
0100	IBA0	Instruction Address Break 0
0104	IBC0	Instruction Address Break Control 0
0108	IBM0	Instruction Address Break Mask 0
0110	IBA1	Instruction Address Break 1
0114	IBC1	Instruction Break Control 1
0118	IBM1	Instruction Address Break Mask 1
0200	DBA0	Data Address Break 0
0204	DBC0	Data Break Control 0
0208	DBM0	Data Address Break Mask 0
0300	PBA0	Processor Address Bus Break 0
0304	PBD0	Processor Data Bus Break 0
0308	PBM0	Processor Data Bus Mask 0
030C	PBC0	Processor Bus Break Control 0 and Address Mask

Table 21.9 32-bit Register Map (Base Address = 0xff30 0000)

#### **Debug Control Register**

The Debug Control Register is located at address-offset 0x0000.

**Register Map** 

Bit(s)	Mnemonic	Description	R/W	Reset
0	TM	Trace Mode 0: This mode will output PC trace information at the jtag_tdo/ejtag_tpc pin in real-time. The serial address output may be incomplete. 1: This mode will output the complete PC address as trace information at the jtag_tdo/ejtag_tpc pin. The real-time behavior of the processor is not guaranteed. The RC32334 implements a single level deep buffer to store PC trace information.	R/W	0
1	MRst*	Mask Soft Reset 0: Soft Reset to the core is masked during debug mode (DM='1') 1: No effect Soft Reset is always permitted during normal mode. This bit will not mask the Processor reset bit PrRst in EJTAG_Control_Register[16].	R/W	1
2	MP	<ul> <li>Memory Protection</li> <li>0: Write to the DSU + EJTAG reserved area (0xFF20-0000 <ul> <li>0xFF3F-FFFF) is possible in debug mode.</li> </ul> </li> <li>1: Write to the DSU + EJTAG reserved area (0xFF20-0000 <ul> <li>0xFF3F-FFFF) is protected in debug mode, except for the Debug Control Register (DCR).</li> </ul> </li> <li>When the processor is not in debug mode, accesses to this area are NOT allowed.</li> </ul>	R/W	1
3	MNmi	Mask Non-Maskable Interrupt (in non debug mode) 0: Mask the NMI signal to the core. 1: Enable the NMI signal to the core. In debug mode all interrupt inputs to the core are masked	R/W	1
4	MInt	Mask Interrupt (in non debug mode) 0: Mask the interrupt inputs [int(5:0)] to the core 1: Enable the interrupt inputs [int(5:0)] to the core In debug mode all interrupt inputs to the core are masked.	R/W	1
5		Unused	W1/R	0
6		Unused	W0/R	0
7.28	reserved	reserved	R	0
29	ENM	Endianess This bit indicates the default endianess. For some implementations it is a copy of the END bit in the core's CONFIG register. 0: Little Endian 1: Big Endian	R	0
30	HIS	Halt StatusIt indicates the sleeping state (power-down) when the debug exception was taken. The precise definition of this power down mode isimplementation specific.0: Processor was not in sleeping state1: Processor was in sleeping stateWhen the RC32334 executes the WAIT instruction, this bit is set.	R	0
31		Unused	R	0

Table 21.10 Debug Control Register - DCR

#### **Instruction Address Match Registers**

**Instruction Address Break Status** 

Bit(s)	Mnemonic	Description	R/W	Reset
0	BS0	<b>Break Status 0</b> This bit, when set, indicates that an <i>instruction address break</i> or <i>instruction address trigger</i> has occurred. BS0 can be cleared by activating JtagRst, hard reset and also by writing a '0' to it.	R//W	0
141	BS[1] BSn	Break Status [1] These bits are similar to the BS0 bit and are implemented accord- ing to the number of channels available.	R//W	0
2315	reserved	reserved	R	0
2724	BCN	Break Channel Number: These bits indicate the total number of channels implemented for instruction address break. 0000: Reserved 0001: Channel 1 0002: Channel 2 (implemented value)  1111: Channel 15	R	0010
3128	reserved	reserved	R	0

#### Table 21.11 Instruction Address Break Status Register - IBS

#### Instruction Address Break n

This register contains the upper 30/62 bits of the Instruction Address Break. Table 21.12 shows the format of the Instruction Address Break *n* register. This address is a virtual address.

Bit(s)	Mnemonic	Description	R/W	Reset
0	-	Zero	R	0
1 1	reserved	reserved	R	0
312	IBA <i>n[</i> 312]	Instruction Address Break n	R/W	?

Table 21.12 Instruction Address Break Register n - IBAn

#### **Instruction Address Break Mask n**

These registers specifies the mask value for the Instruction Address Break Register n (IBA<u>n</u>). Each bit corresponds to a bit in the address register, and when:

- 0: Address bit is not masked, address bit is compared.
- 1: Address bit is masked, address bit is not compared.

Bit(s)	Mnemonic	Description	R/W	Reset
0		Zero	R	0
1 1	reserved	reserved	R	0
312	IBMn[312]	Instruction Address Break Mask n	R/W	?

#### Notes

#### Instruction Address Break Control n

This register selects the instruction address match function to enable debug break or trace trigger.

Bit(s)	Mnemonic	Description	R/W	Rese
0	BE	<b>Break Enable</b> This bit enables the Instruction Address break function. 0: Instruction Address break function is disabled 1: Instruction Address break function is enabled If the Instruction Address break function is valid and the processor's virtual Instruction Address and the address set by the IBA <i>n</i> register (masked by IBM <i>n</i> ) match, a debug exception to the processor is generated. The BS <i>n</i> bit in the Instruction Address Break Status reg- ister is set and the DIB bit in the Debug Register is set to identify the cause of the debug exception. When the Instruction Address break occurs, the debug exception happens just <i>before</i> the instruction is executed. If the debug excep- tion handler is already running (DM='1'), then the debug exception will not be taken.	R/W	0
1	reserved	reserved	R	0
2	TE	<b>Trace Trigger Enable</b> This bit enables the Trace Trigger function. 0: Instruction Address trace trigger function is disabled 1: Instruction Address trace trigger function is enabled. If the Trace Trigger function is valid and the processor's virtual Instruction Address and the address set by the IBA <i>n</i> register (masked by IBM <i>n</i> ) match, the trace trigger information TST(010) or TSQ(001) is output to the ejtag_pcst[2:0] pins; also the BS0 bit in the Instruction Address Break Status register bit is set. When an address match occurs with both BE='1' and TE='1', the Instruction Address break exception is taken <i>after</i> the trace trigger information is output to the ejtag_pcst[2:0] pins.	R/W	0
313	reserved	reserved	R	0

Table 21.14 Instruction Address Break Control n Register - IBCn

#### **Data Address and Data Match registers**

#### **Data Address Break Status**

This register provides the status of the possible 15 Data Breakpoints.

Bit(s)	Mnemonic	Description	R/W	Reset
0	BSO	Break Status 0 This bit, when set, indicates that a <i>data address break</i> or <i>data address trigger</i> has occurred. BS0 can be cleared by activating JtagRst, hard reset and also by writing a '0' to it.	R/W	0
141	BS[1] BSn	Break Status [1] These bits are similar to the BS0 bit and are implemented accord- ing to the number of channels available.	R/W	0
2315	reserved	reserved	R	0
2724	BCN	Break Channel Number These bits indicate the total number of channels implemented for data address break. 0000: Reserved 0001: Channel 1 (implemented value)  1111: Channel 15	R	0001
3128	reserved	reserved	R	0

Table 21.15 Data Address Break Status - DBS

#### **EJTAG (In-circuit Emulator) Interface**

### Notes

#### Data Address Break n

This register contains the upper 30 bits of the Data Address Break DBAn. This address is a virtual address.

Bit(s)	Mnemonic	Description		Reset
0	W	Data break match on write 0: Data Address break disable for writes 1: Data Address break enabled for writes	R	0
1	R	Data break match on reads 0: Data Address break disable for reads 1: Data Address break enabled for reads	R	0
312	DBAn[312]	Data Address Break n	R/W	?

Table 21.16 Data Address Break n Register - DBAn

#### **Processor Bus Match Registers**

The Processor Bus Match registers monitor the bus interface of the MIPS CPU and provide debug exception or trace trigger for a given physical address and data. Since the CPU bus is implementation specific, Processor Bus Breaks may not work identically for different MIPS CPUs.

#### **Processor Bus Break Status**

The following table shows the format of the Processor Bus Break Status register.

Bit(s)	Mnemonic	Description	R/W	Reset
0	BS0	Break Status 0 This bit, when set, indicates that a <i>processor bus break</i> or <i>processor bus trigger</i> has occurred. BS0 can be cleared by activating JtagRst, hard reset and also by writing a '0' to it.	R/W	0
141	BS[141] BS <i>n</i>	Break Status [141] These bits are similar to the BS0 bit and are implemented accord- ing to the number of channels available.	R/W	0
2315	reserved	reserved	R	0
2724	BCN	Processor Bus Break Channel Number These bits indicate the total number of channels implemented for Processor Bus Break. 0000: Reserved 0001: Channel 1 (implemented value)  1111: Channel 15	R	0001
3128	reserved	reserved	R	0

Table 21.17 Processor Bus Break Status - PBS

### **Processor Address Bus Break n**

This register contains the bits of the physical Processor Address Bus Break.

Bit(s)	Mnemonic	Description	R/W	Reset
0	reserved	reserved	R	0
1 1	reserved	reserved	R R/W	0 ?
312	PBAn[312]	Processor Address Bus Break n	R/W	?

Table 21.18 Processor Address Bus Break Register n - PBAn

### **EJTAG (In-circuit Emulator) Interface**

### **Notes**

### Processor Data Bus Break n

This register specifies the data value for the Processor Data Bus match.

Bit(s)	Mnemonic	Description	R/W	Reset
310	PBD <i>n</i> [310]	Processor Data Bus Break n	R/W	?

Table 21.19 Processor Data Bus Break n Register - PBDn

#### Processor Data Bus Mask n

This register specifies the mask value for the Processor Data Bus Break register. Each bit corresponds to a bit in the data register:

- 0: Data bit is not masked, data bit is compared
- 1: Data bit is masked, data bit is not compared

	Bit(s)	Mnemonic	Description	R/W	Reset
ĺ	310	PBMn[310]	Processor Data Bus Mask n	R/W	?

Table 21.20 Processor Data Bus Mask n Register - PBMn

### Processor Bus Break Control and Address Mask n

This register selects the Processor Bus match function to enable debug break or trace trigger. It also includes control bits to enable comparison as well as mask bits to exclude address bits from comparison.

Bit(s)	Bit(s) Mnemonic Description		R/W	Rese
0	BE	Break Enable         This bit enables the Processor Bus break function.         0: Processor Bus break function is disabled         1: Processor Bus break function is enabled         If the Processor Bus break function is valid and the Processor's physical         Address = PBAn register (masked by LAM) and the Processor's Data bus         = PBDn register (masked by PBMn), then a debug exception to the processor is generated. The BSn bit in the Processor Bus Break Status register is set and the DINT bit in the Debug Register is set to identify the cause of the debug exception.         If the debug exception handler is already running (DM='1'), then the debug exception will not be taken.	R/W	0
1	reserved	reserved	R	0
2	TE	<b>Trace Trigger Enable</b> This bit enables the Trace Trigger function. 0: Processor Bus trace trigger function is disabled 1: Processor Bus trace trigger function is enabled. If the Trace Trigger function is valid and the Processor's physical Address = PBA <i>n</i> register (masked by LAM) and the Processor's Data bus = PBD <i>n</i> register (masked by PBM0), then the trace trigger information TST(010) or TSQ(001) is output to the ejtag_pcst[2:0] pins; also the BS <i>n</i> bit in the pro- cessor Bus Break Status register is set. When a processor bus match occurs with both BE='1' and TE='1', the Processor Bus break exception is taken <i>after</i> the trace trigger information is output to the ejtag_pcst[2:0] pins.	R/W	0
3	reserved	reserved	R	0
4	IFUC	<ul> <li>Instruction Fetch From Un-cached Area</li> <li>This bit enables the comparison on Processor Address and Data Bus for</li> <li>Instruction Fetches in the un-cached area.</li> <li>0: Processor Address and Data Bus is not compared for Instruction Fetches in the un-cached area.</li> <li>1: Processor Address and Data Bus is compared for Instruction Fetches in the un-cached area.</li> <li>When BE='1' and IFUC='1' the debug break exception is taken on the same instruction.</li> </ul>	R/W	0

Table 21.21 Processor Bus Break Control and Address Mask n - PBCn (Part 1 of 2)

Bit(s) Mnemonic		Description	R/W	Rese	
5	DLUC	<ul> <li>Data Load from un-cached Area</li> <li>This bit enables the comparison on Processor Address and Data Bus for</li> <li>Data Loads in the un-cached area.</li> <li>0: Processor Address and Data is not compared for</li> <li>Data Load in the un-cached area.</li> <li>1: Processor Address and Data is compared for Data</li> <li>Load in the un-cached area.</li> <li>When BE='1' and DLUC='1' the debug break exception is taken <i>after</i> the next instruction.</li> </ul>	R/W	0	
6	DSUC	<ul> <li>Data Store to un-cached Area</li> <li>This bit enables the comparison on Processor Address and Data Bus for Data Store to the un-cached area.</li> <li>0: Processor Address and Data is not compared for storing data into the un-cached area.</li> <li>1: Processor Address and Data is compared for storing data into the un-cached area.</li> <li>When BE='1' and DSUC='1' the debug break exception is taken <i>after</i> the next instruction.</li> </ul>	R/W	0	
7			R/W	0	
318	LAM	Lower Address Mask These bits specify the mask value for the 24 bit lower bits of the Proces- sor Address Bus Break register (PBA <i>n</i> [230]). Each bit corresponds to the same bit in PBA <i>n</i> . 0: Address bit is not masked, address bit is compared. 1: Address bit is masked, address bit is not compared.	R/W	0x000	

#### Table 21.21 Processor Bus Break Control and Address Mask n - PBCn (Part 2 of 2)

### **Processor Bus Break Function**

Processor bus break becomes effective by setting Processor Bus Control Register bits. The Debug Unit will monitor the processor bus and, depending on the bit setting for instruction fetch from Uncache area or data load/store in Uncache or Cache region (i.e., IFUC, DLUC, DSUX, PBCO bits), address and data comparison is performed. PBAO, PBDO, and PBM are holding the address, data, and mask value to be compared for debug interruption.

### **Processor Bus Trace Trigger Function**

By setting TE=1 bit in the Processor Control register, the processor bus trace trigger becomes effective. The Debug Unit will monitor the processor bus and, depending on the bit setting for instruction fetch from Uncache area or Data load/store in Uncache or Cache region (i.e., IFUC, DLUC, DSUC, PBCO bits), address and data comparison is performed. When the address set by PBA0register and the data set by PBD0 register matches according to data mask value, Trace Information TST(010) or TSQ(001) is output to PCST[2:0].

**Register Map** 

### **Debug Exception**

The debug exception has priority over all exceptions, except the reset exception.

#### **Debug Exception Causes**

There are several causes of the Debug Exception:

- Software Debug Breakpoint (SDBBP) instruction execution
- Match on Hardware DSU registers
- Debug Exception from the JTAG port. This is caused by the EJTAG Probe setting the Jtagbrk bit in the EJTAG\_Control\_Register.

During debug mode no other debug exception can be taken.

### **Debug Exception Enabling/Disabling**

The causes of the Debug Exception can be masked as follows:

- The Software Debug Breakpoint (SDBBP) instruction execution is masked in debug mode.
- The Match on Hardware DSU registers is enabled by setting the BE bit in the corresponding Control register.
- Debug Exceptions from the JTAG port are only masked in debug mode.

#### **Debug Exception Handling**

When the debug exception is raised, the processor jumps to the debug exception handler.

- If the ProbEn bit in the EJTAG\_Control\_Register[15] is set, the debug exception vector is located at address location: 0xFF20-0200. (This is mapped in un-cacheable address space).
- If the ProbEn bit in the EJTAG\_Control\_Register[15] is cleared, the debug exception vector is located at address location: 0xBFC0-0480. (This is mapped in un-cacheable address space).
- Only the contents of the Debug register and the DEPC will be affected by the debug exception.
- The Debug Mode bit (DM) in the Debug register is set to '1'.
- One (or more) of the following bits in the Debug Register are set to identify the cause of the debug exception:
- DSS: after single step execution of an instruction and the SSt bit in the Debug register is set.
- DBp: after execution of the SDBBP instruction.
- DDBL: Data Address match during a Load memory instruction.
- <sup>–</sup> DDBS: Data Address match during a Store memory instruction.
- DIB: Instruction Address match.
- DINT: Processor Bus match or JtagBrk.
- DBD: Set to '1' when the exception was raised for an instruction in the branch delay slot.
- NIS: Set to '1' if a non-maskable interrupt occurred at the same time as the debug exception.
- UMS: Set to '1' when the TLB exception occurred at the same time as the debug exception.
- OES: Set to '1' if another exception (other than reset, TLB, NMI) was raised at the same time as the debug exception.

Exception priorities: DIB have a higher priority than DBp, and Jtagbrk has the lowest priority.

In case of SDBBP caused exception:

The DEPC register points to the SDBBP instruction, unless that instruction is in the branch delay slot, in which case the DEPC register points to the branch instruction and DBD bit is set to '1'.

In case the debug exception had other cause besides SDDBP:

- The DEPC register points to the address of the instruction where the exception was raised (for single step exception, this is the instruction to be executed).
- A single step exception is not raised for an instruction in the branch delay slot.
- When the DERET instruction is executed, a single step exception is not raised for an instruction at the return destination. If the return destination is a branch instruction, a single step exception is not raised for that branch instruction or for the instruction in the branch delay slot.

#### Exception Handling when in Debug Mode (DM bit is set)

In Debug Mode, the processor core can only take reset type exceptions, all other exceptions are not taken. All interrupts including NMI are masked. When the NMI interrupt occurred during Debug mode it is stored internally and the NMI interrupt is taken after debug handler is finished (DM = '0').

A Load or Store Instruction which generated a TLB related exception during Debug Mode is not taken and is not executed. Only the TLF bit in Debug Register[11] will be set.

When a Load or Store instruction causes a bus error exception when the processor is in Debug Mode, no exception is taken and the BsF bit in the Debug Register is set. The result of Load/Store operation is discarded.

The debug mode has the same privileges as the kernel mode, i.e. access to all physical memory, the complete instruction set and all registers including GPR and Coprocessor 0 instructions, regardless of the value of the Kuc bit.

### **Servicing the Debug Exception**

When a debug exception occurs, the debug exception handler should save the context of the program that was executing. For that, it can use the DESAVE register. After that, the service routine should determine the nature of the exception from the Debug Register bits and invoke the corresponding exception handler.

The DEPC register holds the address to where processing resumes after the debug exception routine has finished. The address that has been loaded in the DEPC register is the virtual address of the instruction that caused the debug exception. If the instruction is in the branch delay slot, the virtual address of the immediately preceding branch or jump instruction is placed in this register and the DBD bit is set. Execution of the DERET instruction causes a jump to the address in the DEPC.

In case of SDBBP caused exception: the unused bits of the SDBBP instruction (indicated as CODE) can be used for passing additional information to the exception handler. In order to allow these bits to be viewed at, the user program should load the contents of the memory word containing this instruction, using the DEPC register. When the DBD bit in the Debug register is set to '1', the SDBBP instruction is in the branch delay slot, therefore the value in the DEPC register should be added with 4.

### **PC Trace**

The basic idea of the instruction trace method is to output the virtual address of an instruction only when the program flow is changed by a jump instruction or exception. Jump instructions can be divided into the following two groups:

- PC Relative Jump and Direct Jump: the target address of these instructions is fixed and identified by the source program. The target address is usually specified by a "label" in assembly language e.g. j label1 (jump to label1).
- Indirect Jump: the indirect jump instruction jumps to an address contained in a general register. This instruction is usually used for a subroutine call or table jump. The target address is determined during program execution, e.g. jr r1 (jump to contents of register r1). Note that the ERET instruction is treated as an indirect jump too.

A target address of a PC relative or direct jump instruction can be determined by the instruction itself. However, a target address of an indirect jump depends on the contents of a register when the instruction is executed. Therefore the processor should output a target address of an indirect jump for real-time trace information.

Jump instructions are also classified into conditional and unconditional jumps. The dynamic information whether the conditional branch is taken or not taken is necessary for instruction trace.

Jumps	Conditional	Unconditional
PC Relative instruction Direct Jump instruction	Taken / Not Taken	-
Indirect Jump instruction	Target Address Taken / Not Taken	Target Address

Table 21.22 Dynamic Trace Information

### **Instruction Trace Method**

The EJTAG module requires output pin(s) for the PC trace information. EJTAG uses at least the data output jtag\_tdo/ejtag\_tpc for that. More pins can be dedicated for PC output if the Extended EJTAG interface is used (see PC Status and Exception Vector Encoding section).

The other signals (ejtag\_pcst) show the *status of execution* and also show when one of the break channels (when programmed to output a trigger) has found a match.

In the RC32334, the number of ejtag\_tpc bits output is 30. To reduce the information at the ejtag\_tpc pin(s), the processor only outputs a target address of a Direct Jump, an Indirect Jump, a Branch instruction and (part of) exception vector addresses. However, there is the possibility that the target address output is not complete.

The target address of an indirect jump may take 30 cycles to output the target address at the 1 bit jtag\_tdo/ejtag\_tpc pin. If the next indirect jump is executed in 30 cycles, then the first target address is not output completely.

In PC Trace mode, non-sequential Program Counter Address information (PC Trace) is output at the ejtag\_tpc pin(s), in conjunction with trace information at the ejtag\_pcst pins. Non-sequential PC trace is output when there is a change in the program flow, caused by:

- Direct Jump Instructions (J and JAL) where the target address is defined.
- Indirect Jump Instructions (JR, JALR and ERET) where the target address is contained in a register.
- Branch Instructions (BEQ, BNE, BLEZ, BGTZ, BGEZ, BLTZ, BLTZAL, BCzT, BCzF, BEQL, BNEL, BLEZL, BGTZL, BLTZL, BGEZLL, BGEZAL, BLTZALL, BCzTL and BCzFL) where a branch target address is computed from the sum of the address of the instruction in the delay slot and the 16-bit offset.
- Interrupts and exceptions: an exception code is then output at the ejtag\_tpc pin(s).

### **PC Status and Exception Vector Encoding**

### **PC Status Encoding**

The PC Trace Status (ejtag\_pcst) Information is output at the same rate as the CPU pipeline clock. The PC status is only active in Real-Time mode. The ejtag\_pcst encodes the status of the MIPS CPU execution as follows.

PCST	Symbol	Function
111	STL	Pipeline stall. During this state there is no Trace Trigger output.
110	JMP	Execution of a Taken Jump Instruction. This status indicates that the jump instruction is taken and also indicates the start of the target PC address output. In this case the target PC address of this jump will be output.
101	BRT	Execution of a Taken Direct Jump Instruction or PC Relative instruction. This status indicates the direct or PC relative jump is taken. In this case there is <i>no</i> PC trace output of this jump's target address.
100	EXP	Exception generated. This status indicates that an exception occurred, and an exception code is output at the ejtag_tpc pin(s).

Table 21.23 PC Trace Status Information (Part 1 of 2)

PCST	Symbol	Function
011	SEQ	Execution of non Jump instructions. This status information indicates that the processor has executed one instruction of sequential (in line) code. This status also indicates that the conditional jump is not taken.
010	TST	Trace Trigger information is output when the pipeline is stalled. This condition shows that an Address, Data or Processor Bus trace trigger has occurred before the time that the pipeline is stalled.
001	TSQ	Trace Trigger output at execution time. This condition shows that an Address, Data or Processor Bus trace trigger has occurred during processor execution.
000	DBM	Debug Mode. This condition is active when the Debug Mode is on (DM = '1'). This code <i>may</i> also be output when trace in not on and the CPU is in Normal Mode.

#### Table 21.23 PC Trace Status Information (Part 2 of 2)

### **Status Output on Delay Slots**

All jump and branch instructions have a delay slot. The instruction in the delay slot is normally executed prior to the jump/branch target instruction, however, some instructions nullifies (kills) the delay slot instruction rather than executing it. These instructions are:

- Branch likely not taken instructions.
- The ERET instruction.

For the nullified delay slot instructions the STL (or TST) code is output since the instruction is not part of the actual instruction flow; for executed delay slot instructions the SEQ (or TSQ) code is output.

For the jump/branch instruction itself JMP/BRT is output when the jump/branch is taken, and SEQ (or TSQ) is output for the branch when it is not taken. JMP is always output for the ERET instruction. For a branch likely not taken instruction SEQ is output for the branch likely and STL is output for its nullified delay slot.

Note that the PC Trace interpreting software may not be able to determine the exact target of a jump/ branch/ERET instruction unless the source is known; this is true even if a complete PC is output for the target. The reason for this, is that an instruction resulting in a JMP code may or may not have an executed delay slot (only known if source is known), and thus it will either be the first or the second significant code (code other than STL or TST) after the JMP which will represent the instruction at the target PC. The PC Trace interpreting software will however in most cases be able resolve this uncertainty when the first JMP or BRT is met in the program code at the target PC.

### **Exception Vector Encoding**

When an instruction receives an exceptional event, either due to an external source (e.g. interrupt) or as part of the execution flow (SYSCALL, overflow etc.), the EXP code is output for that instruction instead of what would otherwise have been output.

During an exception, when ejtag\_pcst shows the EXP code, the ejtag\_tpc pins output a exception vector code, starting from the LSB of the code. Instructions that generate a Debug Exception will not output the EXP code nor the exception code at the ejtag\_tpc pin(s).

### Exception Vector Encoding for RC32334:

Table 21.24 shows the 4 bit exception code output at the ejtag\_tpc pin(s) during the EXP code at the ejtag\_pcst pins.

Exception	BEV	EXL	A[29]	A[9]	A[8]	A[7]
Reset, Softreset, NMI	-	-	1	0	0	0
TLB Refill	0	0	0	0	0	0

Table 21.24 Exception and Exception Codes at ejtag\_tpc (Part 1 of 2)

Exception	BEV	EXL	A[29]	A[9]	A[8]	A[7]
Cache Error	0	-	0	0	1	0
Other	0	-	0	0	1	1
Interrupt (Cause.IV=1)	0	0	0	1	0	1
TLB Refill	1	0	1	1	0	0
Cache Error	1	-	1	1	1	0
Interrupt (Cause.IV=1)	1	0	1	0	0	1
Other	1	-	1	1	1	1

Table 21.24 Exception and Exception Codes at ejtag\_tpc (Part 2 of 2)

### **External Interface Definition**

### EJTAG

The following signals are used during the PC Trace mode (Table 21.25 shows the complete list of EJTAG interface signals).

- jtag\_tdo/ejtag\_tpc: During PC Trace Mode, the jtag\_tdo/ejtag\_tpc provides a non-sequential PC (ejtag\_tpc) at the processor clock. ejtag\_tpc is output simultaneously with the Program Counter Trace Status Signals ejtag\_pcst, starting with PC address 2 or 1. depending on the support of MIPS16 or not.
- ejtag\_pcst[2:0]: PC Status Trace Information, with the encoding described in Table 21.23.
- ejtag\_dclk: Processor Clock: This signal is used by the external EJTAG Probe to capture the ejtag\_tpc and ejtag\_pcst signals at the MIPS CPU clock rate. The ejtag\_tpc and ejtag\_pcst signals are output at the positive edge of ejtag\_dclk.

### Priority of Target Address Output (ejtag\_tpc)

The target address output at jtag\_tdo/ejtag\_tpc may change due to occurrence of an exception or of a next Jump or Branch instruction. There are priorities specified at which the ejtag\_tpc output will change. The Trace Mode (TM) bit in the Debug Control Register (DCR[0]) determines if the current target PC output is stopped and the new target PC started instead, or that the current target PC is completely finished.

### Real Time ejtag\_tpc Output (TM='0' in DCR[0])

During real-time ejtag\_tpc output, the PC trace information is output at the processor clock and the PC trace information is in sync. with the program execution. The target PC address output may be incomplete. The priorities for target PC output in this mode are:

- 1. If there is no ejtag\_tpc being output, the target address of a taken jump will be output at jtag\_tdo/ ejtag\_tpc, also when it is a Direct Jump. The ejtag\_pcst pins will show the JMP code (see Figure 21.13).
- 2. If a new indirect jump is executed while the previous target PC is being output, the new indirect jump target PC will always start and the previous target PC output will be aborted (see Figure 21.14).
- 3. If an exception occurs while the previous target PC is being output, an exception vector code is output and then the previous discontinued PC output is resumed (see Figure 21.16).
- 4. If an exception occurs while a previous exception vector code is being output, the previous exception vector code output is aborted and the new exception vector code output is started.
- 5. If a new direct jump or branch is executed while the previous target PC is being output, then this new direct jump or branch target PC will <u>not</u> be output. Instead the ejtag\_pcst code will indicate the BRT code. The target PC for the direct jump or branch is only output when there is no PC trace output for another jump/branch going on (see Figure 21.13). If an exception vector code output is gong on but no jump/branch target PC is pending, then JMP is output for the direct jump and the target PC output for the direct jump starts once the exception vector code has been output.
- 6. If a jump occurs after exception, ejtag\_tpc outputs exception code first and then the target address.

Ν	0	t	e	S
---	---	---	---	---

### Non-Real Time ejtag\_tpc Output (TM='1' in DCR[0])

During non-real time trace mode the 30 bit target PC for indirect jumps and the 3 bit exception vector code is always output completely. In this mode, it is only guaranteed that all indirect jump target addresses and exception vector codes are fully output on ejtag\_tpc, this is however enough information to completely reconstruct the program execution flow. The RC32334 implements a single level deep buffer to store the PC trace address.

The priorities for the PC trace output are:

- 1. If there is no ejtag\_tpc being output, the target address of a taken jump will be output at jtag\_tdo/ ejtag\_tpc, also when it is a Direct Jump. The ejtag\_pcst pins will show the JMP code.
- If an exception occurs while the target PC is being output, the exception vector code is output first and then the previous discontinued PC output is resumed. The Processor core is not stalled in this case.
- If an exception occurs while a previous exception vector code is being output, the pending exception vector code is output first and then the new exception vector code is output. The Processor core is stalled in this case.
- a. If an indirect jump instruction is executed while the previous target PC is being output, then the Processor Core is stalled until the previous target PC is completely output.
   b. If an indirect jump instruction is executed while the previous target PC from a direct jump is being output, the RC32334 uses the 1 level deep buffer to store the PC trace address.
- 5. If a new direct jump or branch is executed while the previous target PC is being output, then this new direct jump or branch target PC will <u>not</u> be output. Instead the ejtag\_pcst code will indicate the BRT code. The target PC for the direct jump or branch is only output when there is no PC trace output going on (see Figure 21.13).
- 6. If a jump occurs after exception, ejtag\_tpc outputs exception code first and then the target address.

### **Examples of PC Trace Output**

### **Conditional PC Relative Jump Instruction**

Figure 21.13 indicates the execution of conditional PC relative instructions. The beq and bne instructions are conditional PC relative jumps. Because the first jump instruction (beq) is taken and the ejtag\_tpc output is not in use, the target PC of the beq starts to output and the ejtag\_pcst status is the 'JMP'. The jump status corresponding to the second jump (bne) is the 'SEQ' which indicates the jump is not taken. The third jump (bne) is taken, the ejtag\_pcst lines show 'BRT' but there is no ejtag\_tpc output from its target address since it is a Direct Jump and the ejtag\_tpc line is already outputting.




Figure 21.13 Trace of Conditional PC Relative Jump Instruction

#### **Indirect Jump Instruction**

The execution of an indirect instruction is shown in Figure 21.14. When the first indirect jump (jr1) instruction is executed, the processor outputs the 'JMP' code at the ejtag\_pcst pins and starts to output its target address from the lower bit at the ejtag\_tpc pin. The lower bit is A2. When the second indirect jump instruction (jr2) is executed, the processor stops outputting the target address of the first indirect jump and starts outputting the second target address. In this case, the target address of the first indirect jump is incomplete.

#### Examples of PC Trace Output

### **EJTAG (In-circuit Emulator) Interface**

### Notes




Figure 21.14 Trace of Indirect Jump Instruction

### PC Trace Of An Exception Followed By A Jump Indirect Instruction

In Figure 21.15, the Break instruction is executed and causes an exception. This is indicated by the 'EXP' code at ejtag\_pcst and the ejtag\_tpc starts outputting the 3-bit exception code '001' starting with the LSB. The taken Jr2 instruction causes the JMP code at ejtag\_pcst and the outputting of its target address at ejtag\_tpc.





Figure 21.15 Trace of an Exception Followed by a Jump Indirect Instruction

### PC Trace of an Indirect Instruction Followed by an Exception

In Figure 21.16, the indirect jump Jr1 starts the ejtag\_tpc output, but the target address output is stopped to allow exception code bits of the exception to be output. After this the target address output is continued again.



```
Notes
```

### **Examples of Trace Trigger Output**

Trace trigger information is output at the ejtag\_pcst pins when an instruction address, data or processor bus trigger occurred.

In general trace triggers should be indicated on the instruction which caused the trigger. However, since trigger indications can only be indicated in the PC Trace output on SEQ or STL codes (by replacing these codes with TSQ or TST) the trace trigger indication cannot be exactly defined. If JMP, BRT or EXP needs to be output, a simultaneous trigger indication must be output on another code and thus the EJTAG Probe cannot accurately determine the instruction that generated the trigger.

#### Instruction Address Trace Trigger

Figure 21.17 shows the occurrence of the Trace Trigger TSQ code at the ejtag\_pcst pins for the instruction address that matches the required conditions.




Figure 21.17 instruction Address Trace Trigger

### **Trace Trigger and General Exception at the Same Time**

In Figure 21.18, both the Trace Trigger and an exception occur at the same moment, then the ejtag\_pcst pins show the TST code, followed by the EXP code. The 3 bit exception code is output at ejtag\_tpc.




Figure 21.18 Trace Trigger and General Exception at the Same Time

### **Jump Indirect Causes Trace Trigger**

In Figure 21.19 the Jump Indirect (Jr2) is the instruction that generates the Trace Trigger. This indicated by the TSQ code at the ejtag\_pcst pins.

### **EJTAG (In-circuit Emulator) Interface**

#### Switching from Real-Time Trace to Debug

### Notes

ejtag_pcst [2:0] X STL X SEQ X	Q SEQ
	_/
$\uparrow$	5 X A6
Instruction which generates Trace Trigger dutput one clock after	

Figure 21.19 Jump Indirect Causes Trace Trigger

#### Instruction after Jump Indirect Causes Trace Trigger

In Figure 21.20 the Trace Trigger is caused by the instruction following the Jr2. The resulting trace trigger output information however is the same. The EJTAG Probe can not accurately determine the instruction that generated the trigger.

Instruction   -   add   sub   <sup>Break</sup>   -   -   -   nop   add ejtag_dclk	Jr2   nop   add   add
ejtag_pcst [2:0] X STL X SEQ X SEQ X STL X EXP X STL X STL X SEQ X SEQ	JMP TSQ SEQ SEQ SEQ
ejtag_tpc	A2 A3 A4 A5 A6
	Instruction which generates Trace Trigger

Figure 21.20 Instruction after Jump Indirect Causes Trace Trigger

### **Switching from Real-Time Trace to Debug**

### Real-Time Trace Mode to Debug Mode (No ejtag\_tpc Output)

In Figure 21.21, the debug exception occurs in the instruction following the NOP instruction. In this case there is no target PC output going on. The debug mode is entered directly after the debug exception. When the instruction causing the debug exception is also set up for generating Trace Trigger, then the TST code is output at ejtag\_pcst just before debug mode is entered.

NOP instruction	IF RF	ALU	MEM	WB	]
Instruction causing debug excepti	ion IF	RF	ALU	MEM	WB
Debug exception handler	Del	oug excep	tion		IF RF ALU MEM WB
ejtag_dclk					
ejtag_pcst [2:0]		χ	Χ	SEQ	0 X STL DBM (000)
jtag_tdo/ ejtag_tpc		Χ	Χ	Χ	ТДО
jtag_tdi/ ejtag_dint_n	DINT				ТDI
DM					
Figu	re 21.21 R	al-Tim	e Trac	e Mod	de to Debug Mode (No Tpc Output)

### **Real-Time Trace Mode to Debug Mode**

In Figure 21.22, the target PC is being output (e.g. due to execution of an indirect JR instruction) when a debug exception occurs. In this case the Debug Mode is entered *after* the trace output is finished. During this time the STL code is output at ejtag\_pcst; the debug mode entry is indicated by the DBM code. In debug mode, the jtag\_tdo/ejtag\_tpc pin function changes from ejtag\_tpc to jtag\_tdo; jtag\_tdi/ejtag\_dint\_n pin function changes from ejtag\_tdi.





Figure 21.22 Real Time Trace Mode to Debug Mode (Debug Exception in Branch Delay Slot)

### **Pin Out of the Standard EJTAG**

Figure 21.23 represents the timing diagram for the EJTAG interface signals.

The standard EJTAG connector (without PC Trace signals) is a 12-pin connector. For Standard EJTAG, a 24-pin connector has been chosen, providing 12 signal pins and 12 ground pins. This guarantees elimination of noise problems by incorporating signal-ground type arrangement.



79RC32334/332 User Reference Manual

Table 21.25 shows the pin numbering for the Standard EJTAG (EJT) connector. All the even numbered pins are connected to GROUND. The last columns show the target signal direction and the recommended termination at the target. Target termination resistors may be internally in the chip or externally on the board.

PIN	SIGNAL	TARGET I/O	TERMINATION <sup>1</sup>
1	ejtag_trst_n (optional)	Input	10 k $\Omega$ pull-down resistor
3	jtag_tdi, ejtag_dint_n	Input	10 k $\Omega$ pull-up resistor
5	jtag_tdo/ejtag_tpc	Output	33 $\Omega$ series resistor
7	jtag_tms	Input	10 k $\Omega$ pull-up resistor
9	jtag_tck	Input	10 k $\Omega$ pull-up resistor <sup>2</sup>
11	system reset	Input	10 k $\Omega$ pull-up resistor
13	ejtag_pcst[0]	Output	33 $\Omega$ series resistor
15	ejtag_pcst[1]	Output	33 $\Omega$ series resistor
17	ejtag_pcst[2]	Output	33 $\Omega$ series resistor
19	ejtag_dclk	Output	33 $\Omega$ series resistor
21	ejtag_debugboot	Input	10 k $\Omega$ pull-down resistor
23	VIO	Input	Must be connected to the VCC I/O supply of the device.

Table 21.25 Pin Numbering of the JTAG and EJTAG Target Connector


<sup>1.</sup> The value of the series resistor may depend on the actual PCB layout situation.

<sup>2</sup> jtag\_tck pull-up resistor is not required according to the JTAG (IEEE1149) standard. It is indicated here to prevent a floating CMOS input when the EJTAG connector is unconnected.

### **EJTAG Application Information**

### **Using JTAG Boundary Scan and EJTAG**

Figure 21.24 gives an application diagram of a target board showing how the processor's EJTAG signals are connected to the Target Connector and to the other (boundary Scan) IC's on the board.



79RC32334/332 User Reference Manual

#### **EJTAG Application Information**

### Notes

Jumper block X1 on the Target Board provides the connection of the processor's jtag\_tdo/ejtag\_tpc signal to the EJTAG connector (during EJTAG debugging) or to the other boundary scan testable IC's on the board (during boundary scan test). This separates the (high speed) ejtag\_tpc information from the other IC's during EJTAG emulation/debugging; after emulation/debugging is finished, the jumpers can be set such that the processor is part of the boundary scan test chain: jtag\_tdo/ejtag\_tpc outputs its serial data to the next following jtag\_tdi input and the jtag\_tdo of the last IC in the chain gets connected to the EJTAG connector. A JTAG/Boundary Scan tester can then be hooked to this connector (Pins 1-10 is sufficient in this case).

Since the EJTAG trace pins (ejtag\_tpc, ejtag\_pcst[2:0], ejtag\_dclk) contain high speed data, the user shall take special care in the PCB layout of these signals. The EJTAG connector has to be placed close to the EJTAG pins of the processor chip; the PC Trace PCB tracks between connector and chip shall be short and preferably be of equal length.

The EJTAG Probe shall have a female connector that is plugged into this Target Connector. The EJTAG Probe Connector PCB may also contain a (fast) buffer for the high-speed trace signals; this external buffer shall be capable of driving the (short) flat cable to the EJTAG Probe box.

### Hot Plug-In of the EJTAG Probe to Target System

In order to allow hot plug (connection while power on) the jtag\_trst, jtag\_tdi / ejtag\_dint, jtag\_tms and jtag\_tck should be tri-state in the EJTAG Probe when the connection is made to target. In this way, the connection will not reset the target board by accident, and the input signals to the target could then be driven high to the right level when the Vdd is known.



## RC32300 CPU Core Enhancements to MIPS II ISA

Notes

### Introduction

The RC32300 execution unit implements the Enhanced MIPS-II ISA. A superset of MIPS II, these architectural enhancements include the addition of a MIPS-IV prefetch operation that incorporates various hint subfields, conditional move instructions that are MIPS-IV compatible, additional integer multiply unit instructions, and two new instructions designed to enhance the performance levels of certain DSP algorithms.

These features combine to make the CPU well suited to applications that require high bandwidth, rapid computation, and/or DSP capability. A discussion of each new integer unit feature implemented in the RC32334 follows. General instruction set information can be found in the *IDT MIPS Microprocessor Family Software Developer's Guide*.

## **Prefetch (PREF)**

In general, PREF is an advisory instruction that may change the performance of the program but will not cause addressing related exceptions. If the PREF instruction raises an exception condition, the exception condition is ignored.

If an addressing-related exception condition is raised and ignored, no data will be prefetched. In such a case, if no data is prefetched, some action that is not architecturally-visible—such as writeback of a dirty cache line or invalidate a cache line (in the case of "ignorehit" hint)—might take place.


PREF will not generate a memory operation for a location with an uncached memory access type. As noted in Figure A.1, the hint field supplies information about the way the data is expected to be used. For data movement, the MIPS IV PREF instruction is implemented with multiple hints.

31 26	25 21	<u>20 16</u>	15 0	
PREF 110011	base	hint	offset	
6	5	5	16	

Figure A.1 Format of Prefetch Instruction

Format: PREF hint, offset(base)

**Description:** To form an effective byte address, PREF adds the 16-bit signed offset to the content of GPR base. It advises that data at the effective address may be used in the near future. The hint field supplies information about the way the data is expected to be used. The format of the Prefetch Instruction is shown in Figure A.1. Figure A.2 provides a diagram of the Prefetch operation flow.



#### Figure A.2 Flowchart for Prefetch Operation

The defined hint values and prefetch actions are listed in Table A.1.

Value	Hint Field Name and Definition	<b>Prefetch Action</b>
0	Load Informs the CPU to process the PREF as if the cause were a cache miss on a load instruction. As such, the TLB coherency algorithm rules that apply to a load cache miss are applied. For example, if the TLB and chip were to support multi-processing, the resulting read could be marked as "coherent" or not, depending upon the translation.	Data is expected to be loaded (not modified). Fetch data as if for a load.
1	Store Informs the CPU to process the PREF as if the cause were a cache miss on a load instruction. As such, the rules with respect to coherency, write allocation, etc. may be applied to the resulting bus transaction.	Data is expected to be stored or modified. Fetch data as if for a store.
31	Ignore hit (Kernel Mode only) Causes the PREF to perform a cache refill, even if the target address currently hits in the cache. The MIPS-IV ISA allows PREF to revert to a NOP operation under exceptional conditions, etc., since the program will be semantically cor- rect, although lower performance, if the cache miss processing occurs later. However, the "ignore hit" option carries an implicit invalidation of the current cache line. As such, even if the PREF/ignore-hit generates an exception, the cache line invalidate occurs when the PREF is encountered so that the pro- gram does run correctly later (that is, old cache contents are not used).	Invalidate the cache line and bring in the new data from memory regardless of the state of the valid bit.

### **Operation:**

vAddr <-- GPR[base] + sign\_extend(offset)
(pAddr, uncache) <-- Address Translation(vAddr, DATA, LOAD)
Prefetch(uncache, pAddr, vAddr, DATA, hint)</pre>

**Exception:** Reserved Instruction, if "Ignore hit" is used in User Mode.

### **Elimination of 64-bit instructions**

When an instruction requests 64-bit data operations, the RC32334 signals a trap. This includes both the MIPS-III 64-bit instructions and the MIPS-II 64-bit coprocessor operations. The trap signal occurs in both user and kernel modes.

### **Conditional Move Operations**

In addition to the prefetch instruction, the RC32300 core implements the conditional move instructions found in the MIPS-IV architecture.

#### **Move Conditional on Not Zero**

31	26	25	21	20	16	15	1	11 1	0 6	5	0
SPECIAL			rc		rt				0	MOVN	
000000		rs	15		п		rd		00000	001011	
6			5		5		5		5	6	

Format: MOVN rd, rs, rt

**Description**: If the value in rt is not equal to zero, then the content of rs is placed into rd.

Operation:

T: if  $GPR[rt] \neq 0$  then  $GPR[rd] \leq -- GPR[rs]$ 

Exception: Reserved Instruction.

#### **Move Conditional on Zero**

31 26 25	21 2	20 16	15 11	10 6	<u>5 0</u>
SPECIAL				0	MOVZ
000000	rs	rt	rd	00000	001010
6	5	5	5	5	6

Format: MOVZ rd, rs, rt

**Description:** If the value in rt is equal to zero, then the content of rs is placed into rd.

Operation:

T: if GPR[rt] = 0 then GPR[rd] <-- GPR[rs]

Exception: Reserved Instruction.

### Instructions for DSP Support

The RC32300 CPU core adds new instructions to the MIPS II ISA, intended to enhance the performance of certain types of DSP algorithms. All of these extensions are supported in the Enhanced MIPS-II ISA.

Specifically, enhancements in the multiplier have been added to allow fast fused multiply-adds and multiply-subtracts. In addition, RC32300 CPU core adds the three operand multiply operations originally found in the 1st RC4650 and adds instructions to help normalize values (count-leading-1's or 0's).

### **Multiply Add**

Г

31 26	25 21	20 16	15 11	10 6	<u>5 0</u>
SPECIAL2			0	0	MAD
011100	rs	n	00000	00000	000000
6	5	5	5	5	6

Format: MAD rs, rt

**Description:** The content of general registers rs and rt are multiplied— treating both operands as 32-bit two's complement values—and the result is added to HI/LO. Overflow exceptions do not occur under any circumstances.

Once the operation is complete, the low-order word of the double result is loaded in LO, and the highorder word of the double result is loaded in HI.

#### Operation:

T: temp <-- (HI || LO) + GPR[rs] \* GPR[rt] LO <-- temp<sub>31..0</sub> HI <-- temp<sub>63..32</sub>

Exception: None

### **Multiply Add Unsigned**

<u>31 26 25</u>	21	20 16	15 11	10 6	5 0
SPECIAL2			0	0	MADU
011100	rs	π	00000	00000	000001
6	5	5	5	5	6

Format: MADU rs, rt

**Description:** The content of general registers rs and rt are multiplied, treating both operands as 32-bit unsigned values, and the result is added to HI/LO. No overflow exception occur under any circumstances.

When the operation completes, the low-order word of the double result is loaded in LO, and the highorder word of the double result is loaded in HI. The instruction is not interlocked so any attempt to read HI/ LO before the operation completes returns undefined value.

#### Operation:

T: temp <-- (HI || LO) + (0||GPR[rs]) \* (0||GPR[rt]) LO <-- temp<sub>31..0</sub> HI <-- temp<sub>63..32</sub>

Exception: None

### **Multiply Subtract**

	25 21	20 16	15 11	10 6	5 0
SPECIAL2			0	0	MSUB
011100	rs	rt	00000	00000	000100
6	5	5	5	5	6

Format: MSUB rs, rt

**Description**: The content of general registers rs and rt are multiplied, treating both operands as 32-bit two's complement values, and the result is subtracted from HI/LO. No overflow exception occur under any circumstances.

When the operation is complete, the low-order word of the double result is loaded in LO, and the highorder word of the double result is loaded into HI. The instruction is not interlocked so any attempt to read HI/ LO before the operation completes returns undefined value.

Operation:

T: temp <-- (HI || LO) - GPR[rs] \* GPR[rt]
LO <-- temp<sub>31..0</sub>
HI <-- temp<sub>63..32</sub>

Exception: None

### **Multiply Subtract Unsigned**

31 26	25 21	20 16	15 11	10 6	<u>5 0</u>
SPECIAL2			0	0	MSUBU
011100	rs	π	00000	00000	000101
6	5	5	5	5	6

Format: MSUBU rs, rt

**Description:** The content of general registers rs and rt are multiplied, treating both operand as 32-bit unsigned values, and the result is subtracted from HI/LO. No overflow exception occur under any circumstances.

When the operation completes, the low-order word of the double result is loaded in LO, and the highorder word of the double result is loaded in HI. The instruction is not interlocked so any attempt to read HI/ LO before the operation completes returns undefined value.

#### Operation:

T: temp <-- (HI || LO) - (0||GPR[rs]) \* (0||GPR[rt]) LO <-- temp<sub>31..0</sub> HI <-- temp<sub>63..32</sub>

Exception: None

#### **Count Leading Zeros**

31 26	25 21	20 16	15 6	5 0
SPECIAL2			0	CLZ
011100	rs	π	000000000	100000
6	5	5	10	6

Format: CLZ rs, rt

**Description:** The content of general register rs is scanned from the most significant bit to the least significant bit, and the number of leading zeros is written into general register rt. If no bits were set in general register rs, i.e. rs=0, the content of general register rt is 32.

Operation:

T: rt <-- Leading\_zeros(rs)

Exception: None

### **Count Leading Ones**

31 26 25	21	20 16	15 6	5 0
SPECIAL2			0	CLO
011100	rs	rt	000000000	100001
6	5	5	10	6

Format: CLO rs, rt

**Description:** The content of general register rs is scanned from most significant bit to least significant bit, the number of leading ones is written into general register rt. If no bits were cleared in general register rs, i.e. rs=0xffffffff, the content of general register rt is 32.

**Operation:** 

T: rt <-- Leading\_ones(rs)

Exception: None


٦

## **Opcode** Map



### Notes

	2826			Орсо	ode			
3129	0	1	2	3	4	5	6	7
0	SPECIAL	REGIMM	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	COP0	COP1	COP2	*	BEQL	BNEL	BLEZL	BGTZL
3	*	*	*	*	Special2	*	*	*
4	LB	LH	LWL	LW	LBU	LHU	LWR	*
5	SB	SH	SWL	SW	*	*	SWR	$CACHE\ \delta$
6	LL	LWC1	LWC2	PREF	*	*	*	*
7	SC	SWC1	SWC2	*	*	*	*	*
	20			PECIAL fu	inction			
53	0	1	2	3	4	5	6	7
0	SLL	*	SRL	SRA	SLLV	*	SRLV	SRAV
1	JR	JALR	MOVZ	MOVN	SYSCALL	BREAK	SDBBP	SYNC
2	MFHI	MTHI	MFLO	MTLO	*	*	*	*
3	MULT	MULTU	DIV	DIVU	*	*	*	*
4	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	*	*	SLT	SLTU	*	*	*	*
6	TGE *	TGEU *	TLT *	TLTU *	TEQ *	*	TNE *	*
7	*	*	×	*	*	*	*	*
	20			SPECIAL f	unction2			
53	0	1	2	3	4	5	6	7
0	MAD	MADU	MUL	*	MSUB	MSUBU	*	*
1	*	*	*	*	*	*	*	*
2	*	*	*	*	*	*	*	*
3	*	*	*	*	*	*	*	*
4	CLZ	CLO	*	*	*	*	*	*
5	*	*	*	*	*	*	*	*
6	*	*	*	*	*	*	*	*
7	*	*	*	*	*	*	*	*



B - 2



## The Timing of Cache Operations

Notes

### Introduction

Cache holds a copy of recently read or written to memory data so that it can be quickly returned to the CPU. To double the effective cache-memory bandwidth, IDT CPUs implement separate on-chip instruction (I-cache) and data (D-cache) caches. Within the RC32334, both an I-cache and D-cache access can occur simultaneously; cache accesses take one processor clock to complete.

Information specific to the RC32334's cache organization and operation is provided in Chapter 7 of this manual.

### **Caveats About Cache Operations**

- All cycle counts are in processor cycles.
- All cache operations have a lower priority than cache misses, write backs and external requests. If the write back buffer contains unwritten data when a cache op is executed, the write back buffer will be retired before the cache op is started.

If an instruction cache miss occurs at the same time a cache op is executed, the instruction cache miss will be handled first. Cache operations are mutually exclusive with respect to data cache misses. Before beginning any cache operation, external requests will be completed first.

- For all data cache ops the cache op state machine waits for the store buffer and response buffer to empty before beginning the cache op. This can add 3 cycles to any data cache op if there is data in the response buffer or store buffer. The response buffer contains data from the last data cache miss that has not yet been written to the data cache. The store buffer contains delayed store data waiting to be written to the data cache.
- Cache ops of the form xxxx\_Writeback\_xxxx may perform a write back which will fill the write back buffer. Write backs can affect subsequent cache ops, since they will stall until the write back buffer is written back to memory. Cache ops which fill the write back buffer are noted as (writeback) in the following tables.
- ◆ All cycle counts are best case assuming no interference from the mechanisms described above.

## **Cache Operations Tables**

Table C.1 and Table C.2 show data cache and instruction cache operation's information. A detailed explanation of the Fill\_I equation follows Table C.2.

Name	Operation	Number of Cycles
Index_Writeback_Invalidate_D	Examine the cache state and W bit of the pri- mary data cache block at the index specified by the virtual address. If the state is not Invalid and the W bit is set, then write back the block to memory. The address to write is taken from the primary cache tag. Set cache state of primary cache block to Invalid.	10 cycles, if the cache line is clean. 12 cycles, if the cache line is dirty (Writeback).
Index_Load_Tag_D	Read the tag for the cache block at the specified index and place it into the TagLo CPO register, ignoring parity errors. Also load the data parity bits into the ECC register.	7 cycles.

Name	Operation	Number of Cycles
Index_Store_Tag_D	Write the tag for the cache block at the specified index from the TagLo and TagHi CPO registers	8 cycles.
Create_Dirty_Exclusive_D	This operation is used to avoid loading data needlessly from memory when writing new con- tents into an entire cache block. If the cache block does not contain the specified address, and the block is dirty, write it back to the mem- ory. In all cases, set the cache block tag to the specified physical address and set the cache state to Dirty Exclusive.	10 cycles, for a cache hit. 13 cycles, for a cache miss if the cache line is clean. 15 cycles, for a cache miss if the cache line is dirty (Writeback).
Hit_Invalidate_D	If the cache block contains the specified address, mark the cache block invalid.	7 cycles, for a cache miss. 9 cycles, for a cache hit.
Hit_Writeback_Invalidate_D	If the cache block contains the specified address, write back the data if it is dirty and mark the cache block invalid.	7 cycles, for a cache miss. 12 cycles, for a cache hit if the cache line is clean. 14 cycles, for a cache hit if the cache line is dirty (Writeback).
Hit_Writeback_D	If the cache block contains the specified address, and the W bit is set, write back the data to memory and clear the W bit.	7 cycles, for a cache miss. 10 cycles, for a cache hit if the cache line is clean. 14 cycles, for a cache hit if the cache line is dirty (Writeback).

Table C.1 Pri	imary Data Cache	Operations	(Part 2 of 2)
---------------	------------------	------------	---------------

Name	Operation	Number of Cycles
Index_Invalidate_I	Set the cache state of the cache block to Invalid. Index_Invalidate_I writes the physical address of the cache operation into the tag when it clears the valid bit, which is different from the RC4000 family.	7 cycles.
Index_Load_Tag_I	Read the tag for the cache block at the speci- fied index and place it into the TagLo CPO reg- ister, ignoring parity errors. Also load the data parity bits into the ECC register.	7 cycles.
Index_Store_Tag_I	Write the tag for the cache block at the specified index from the TagLo and TagHi CPO registers.	
Hit_Invalidate_I	If the cache block contains the specified address, mark the cache block invalid.	7 cycles for a cache miss. 9 cycles for a cache hit.
Fill_I	Fill the primary instruction cache block from memory. If the CE bit of the Status register is set, the contents of the ECC register are used instead of the computed parity bits for an addressed doubleword, when written to the instruction cache.	Cycle number must be calculated based on the system response to a memory access, because Fill_I causes an instruction cache refill from memory. The number of processor cycles for a Fill_I cache op is calculated as follows: Number_of_cycles_for_a_Fill_I_CacheOp = 10 + {0 - (SYSDIV - 1)} + (2 x SYSDIV) + (ML x SYSDIV) + (D x SYSDIV)
Hit_Writeback_I	If the cache block contains the specified address, write back the data unconditionally.	7 cycles, for a cache miss. 20 cycles, for a cache hit (Writeback).

Table C.2 Primary Instruction Cache Operations

### **Fill\_l Equation Definitions**

The following definitions apply to the Fill\_I equation listed in Table C.2:

SYSDIV: Number of processor cycles per system cycle: range is between 2 and 8.

**ML:** Number of system cycles of memory latency, defined as the number of cycles the internal IP bus is driven by the external agent before the first word of data appears.

**D**: Number of system cycles required to return the block of data, defined as the number of cycles beginning when the first word of data appears on the internal IP bus and ending when the last word of data appears on the internal IP bus, inclusive.



# RC32334/RC32332 Standby Mode Operation

**Notes** 

### Introduction

The Standby Mode operation is a means of reducing the internal core's power consumption when the CPU is in a "standby" state. In this section, the Standby Mode operation is explained.

### **Power Management**

The RC32334/RC32332 offers a number of features relevant to low-power systems, including low-power design, active power management, and a power-down operating mode.

### **Power Reduction Modes**

The RISCore 32300 core is a static design, and products based on this core, such as the RC32334/ RC32332, offer various power reduction modes. In addition, the RISCore 32300 supports a "Wait" instruction that is designed to signal the chip's other resources that execution and clocking should be halted.

The "Wait" instruction (illustrated and defined below) is used to halt the internal pipeline thus dramatically reducing the power consumption of the CPU.

31	26	25	24	65	(
CO 0 1 0		CO 1	$\begin{smallmatrix} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $		AIT 0 0 0 0
6	6	1	19		6

#### Format: WAIT

Description: Used to halt the internal pipeline and reduce the power consumption of the CPU.

Operation:


T:	if AD bus is idle then
	StopPipeline
	endif

Exceptions: Coprocessor unusable exception.

### **Entering Standby Mode**

To enter standby mode, first execute the WAIT instruction. When the WAIT instruction finishes the W pipe-stage, if the internal IP bus is currently idle, the internal clocks will shut down, thus freezing the pipeline. The PLL, internal timer, some of the input pin clocks (cpu\_int\_n[5:4,2:0], cpu\_nmi\_n, cpu\_coldreset\_n, internal cpu\_int\_n[3]) will continue to run. In the RC32334/RC32332, the system controller peripherals will continue to run. However, no DMA operations can occur while the CPU core is in standby mode.

If the conditions are not correct when the WAIT instruction finishes the W pipe-stage (such as the internal IP bus is not idle), the WAIT is treated as a NOP. Once the CPU is in standby mode, any interrupt—including the internally generated timer interrupt or the internal cpu\_int\_n[3]—will cause the CPU to exit standby mode. Figure D.1 illustrates the flow of the Standby Mode Operation.



### Introduction

This appendix identifies the RC32300 CPU core specific coprocessor 0 hazards. Certain instruction combinations are not permitted because the results are unpredictable when combined with events such as pipeline delays, cache misses, interrupts and exceptions.

**Coprocessor 0 Hazards** 

Most hazards result from instructions modifying and reading state in different pipeline stages. Such hazards are defined between pairs of instructions, not on any single instruction. Other hazards are associated with the restartability of instructions in the presence of exceptions.

Refer to the *IDT MIPS Microprocessor Family Software Developer's Guide* for information about MIPS ISA hazards.

### **List of Hazards**

RC32334/RC32332 CP0 hazards are as follows:

- A mtc0 followed by a mfc0 is undefined. A one instruction delay between mtc0 and mfc0 is needed for proper operation. This rule applies when the destination of the first instruction is the same as the source of the second instruction. See Example #1 below.
- When DWatch is enabled, the two instructions immediately following may not be checked for a match with the watch value.
- When IWatch is enabled, the five instructions that follow may not be checked for a match with the I
  match value.
- When bit 23 of the Status register is changed, refills to set A may not be disabled until five instructions later.
- When bit 24 of the Status register is changed, refills to set A may not be disabled until three instructions later.
- Cannot clear UM, ERL, and EXL simultaneously. Must clear UM first, then ERL and EXL can be cleared simultaneously.
- A minimum of two NOP instructions should be inserted between the ERET instruction and the MTC0 instruction to ensure the EXL and ERL bits are changed correctly. See Example #2 below.

#### Example #1:

This instruction sequence will lead to an undefined result:

mtc0 r1, C0\_SR

mfc0 k0, C0 SR

This instruction sequence will lead to the intended result:

- mtc0 r1, C0\_SR
- mfc0 k0, C0\_EPC

### Example #2:

MTC0 CO\_STATUS, R5

NOP

NOP

ERET



## **Integer Multiply Scheduling**

Notes

### Introduction

Integer multiply performance is substantially enhanced in the RC32334. The RC32300 CPU core adds a **MAD** instruction (multiply-accumulate, with **HI** and **LO** as the accumulator). Multiply performance is 2 cycles repeat, 3 cycles of latency for 16-bit operands ( $-2^{16}$  to  $2^{16}$ -1).

The **MAD** (multiply/add), **MADU** (multiply/add unsigned) MSUB (multiply/subtract) and MSUBU (multiply/subtract unsigned) are defined as follows, where **HI** and **LO** act as a 64-bit accumulator. These instructions do not trap on addition overflow.

MAD rs, rt	$temp \leftarrow (HI   LO) + rs * rt$ HI $\leftarrow temp_{6332}$ LO $\leftarrow temp_{310}$
------------	--

MADU rs, rt	temp $\leftarrow$ (HI   LO) <sub>31.0</sub> ) + (0   rs) * (0   rt) HI $\leftarrow$ temp <sub>63.32</sub> LO $\leftarrow$ temp <sub>31.0</sub>
-------------	--

	temp $\leftarrow$ (HI    LO) - rs * rt HI $\leftarrow$ temp $_{6332}$ LO $\leftarrow$ temp $_{310}$
--	---

MSUBU rs, rt	$temp \leftarrow (HI \parallel LO) - (0 \parallel rs) * (0 \parallel rt)$
	HI ← temp $_{6332}$ LO ← temp $_{310}$

In addition, the RC32300 CPU core implements another new multiply opcode that allows the multiply result to be returned directly to the primary register file:

	$\begin{array}{l} temp \leftarrow rs_{31 \ldots 0} ^* rt_{31 \ldots 0} \\ rd \leftarrow temp_{31 \ldots 0} \\ HI \leftarrow undefined \\ LO \leftarrow undefined \end{array}$
	LO ← undefined

After executing this instruction, the **HI** and **LO** registers are undefined. For 16-bit operands, the latency of **MUL** is 3 cycles, with a repeat rate of 2 cycles. The **MUL** instruction will also unconditionally slip or stall for all but 2 cycles of its latency.

The performance of integer multiply and divide is summarized in Table F.1.

Opcodes	Condition	Latency	Repeat	Stall
MULT, MAD	$-2^{15} \le rt \le 2^{15}-1$	3	2	0
MULT, MAD	$rt < -2^{15}$ or $rt > 2^{15}-1$	4	3	0
MULTU, MADU	$0 \le rt \le 2^{16}-1$	3	2	0
MULTU, MADU	rt > 2 <sup>16</sup> -1	4	3	0
MUL	$-2^{15} \le rt \le 2^{15} - 1$	3	2	1
	$rt < -2^{15}$ or $rt > 2^{15}-1$	4	3	2
DIV, DIVU	any	36	36	0

#### Table F.1 Integer Multiply and Divide Performance

As a special case, a MAD or MADU that is followed by a MUL instruction has one additional cycle of repeat above the value specified in the table.

In the RC4700, the MFLO and MFHI instructions do not make their results available immediately. If the RC4700 instruction references the MFLO/MFHI destination, then a 1-cycle slip will occur; however, on the RC32300 CPU core, the result is available immediately and there is no slip.

## **RC32332 Differences**



Notes

### Introduction

Generally, the information contained in this manual applies equally to both the RC32334 and the RC32332. Differences between the two devices are noted in this appendix and in occasional notes and footnotes throughout the manual.

The RC32332 is based on the same die as the RC32334, except that the RC32332 is housed in a 208 quad flat pack (QFP) package instead of the 256 ball grid array package used by the RC32334.

The QFP package option enables IDT to provide the solution at a lower cost point than the RC32334, but the reduced number of package connections means that certain features originally included in the RC32334 are reduced or removed from the RC32332.

### **Differences in Features**

Table G.1 lists the differences in features between the RC32332 and RC32334.

	RC32332	RC32334	
SDRAM bus interface	66 MHz	75 MHz	
Memory address lines	23, 8MB maximum per CS	23, 8MB maximum per CS 26, 64MB maximum per CS	
PCI maximum frequency	50 MHz	66 MHz	
On-chip PCI arbiter	2 slot	3 slot	
DMA Controller	Flow control for Channel 0	Flow control for Channel 1 and 0	
PIO Controller	8 PIO signals	16 PIO signals	
TIMER Controller	—	1 external tc_n/gate_n signal	
CPU interrupts	2 external	4 external	
Number of UART channels	1	2	
UART Controller	-	Modem control signals for Channel 0	
Packaging	208 QFP	256 plastic BGA	

Table G.1 Feature Set Comparison Between RC32332 and RC32334

### **Memory Controller**

The RC32332 maps out fewer memory address lines—mem\_addr[22:2] instead of mem\_addr[25:2]. Therefore, with the RC32332, the maximum external memory size that can be supported for each individual chip select is 8MB.

### **PCI Controller On-chip Arbiter**

The on-chip bus arbiter in the RC32332 supports two external bus masters: pci\_req\_n[0] and pci\_req\_n[2]. References in this manual to pci\_req\_n[1] do not apply to the RC32332.

### **PCI** Controller Device ID

On the RC32332, it is recommended that the PCI Device ID be written as 0205h, either through the configuration register interface, or, if in the PCI Boot Mode, through the PCI Boot EEPROM. Using the recommended value will distinguish the controller from the RC32334. The default for the RC32332 is 204h, the same value as for the RC32334. For more details, see "Device ID Register" on page 12-26.

### **DMA Controller Flow Control**

On the RC32332, there is one flow control signal, dma\_ready\_n[0] for DMA Channel 0. On the RC32334, there are two flow control signals, dma\_ready\_n[1:0] for DMA Channels 1 & 0. For more details, see Chapter 13.

### **PIO Controller Signals**

The following 8 PIO signals are not available on the RC32332: uart\_rts\_n[0], uart\_cts\_n[0], uart\_dsr\_n[0], uart\_dtr\_n[0], uart\_rx[1], uart\_tx[1], timer\_tc\_n[0], and dma\_ready\_n[1]. For more details, see Chapter 15.

The following two tables summarize the differences between PIO pin names in the RC32334 and RC32332.

Register Bit	Main Function	Alternate Function RC32334	Alternate Function RC32332
31-12	Reserved	Reserved	Reserved
11	spi_mosi	PIO[10]	PIO[6]
10	spi_sck	PIO[9]	PIO[5]
9	spi_ss_n	PIO[8]	PIO[4]
8	spi_miso	PIO[7]	PIO[3]
7	uart_rx[0]	PIO[6]	PIO[2]
6	uart_tx[0]	PIO[5]	PIO[1]
5	uart_rx[1]	PIO[4]	Reserved
4	uart_tx[1]	PIO[3]	Reserved
3	timer_tc_n[0]	PIO[2]	Reserved
2	Reserved	Reserved	Reserved
1	dma_ready_n[0]	PIO[1]	PIO[0]
0	dma_ready_n[1]	PIO[0]	Reserved

Table G.2 PIO [Data/Direction/Function Select] Register 0 Comparison

Register Bit	Main Function	Alternate Function RC32334	Alternate Function RC32332
31-5	Reserved	Reserved	Reserved
4	uart_cts_n[0]	PIO[15]	Reserved
3	uart_dsr_n[0]	PIO[14]	Reserved
2	uart_dtr_n[0]	PIO[13]	Reserved
1	uart_rts_n[0]	PIO[12]	Reserved
0	pci_eeprom_cs	PIO[11]	PIO[7]

Table G.3 PIO [Data/Direction/Function Select] Register 1 Comparison

# **Notes**

#### TIMER Controller Signal

On the RC32332, the timer overflow/gate signal, timer\_tc\_n[0] is not present. For more details, see Chapter 16.

#### Interrupt Lines

The RC32332 maps out one less interrupt line to the external pads. The RC32332 has two external interrupt lines available (cpu\_int\_n[1:0]) in addition to the NMI line. All references in this manual to the additional interrupt lines in the RC32334 (cpu\_int\_n[5:4], cpu\_int\_n[2]) do not apply to the RC32332.

#### **UART Interface**

The RC32332 has only one serial port (UART0). All features in this user manual referencing UART1 should be ignored if the designer is planning to use the RC32332. Additionally, for UART0, all of the modem signals that were bonded out to the external pads in the RC32334—Request to Send (RTS), Clear to Send (CTS), Data Terminal Ready (DTR), and Data Set Ready (DSR)—are not accessible on the RC32332 pins. Therefore, the programming of these bits in the modem control registers does not perform any usable function in the RC32332.

#### Internal Bus Interface SysID Register

The value for the RC32332 that is programmed in bits 19:8 is 004h. For more details, refer to "SysID Register" on page 8-14.

#### JTAG DEVICE\_ID Register

The value for the RC32332 that is programmed in the Part Number field, bits 27:12, is 001Ah. For more details, see section DEVICEID in Chapter 20.

#### **JTAG Boundary Scan Cells**

The RC32332 has 303 boundary scan cells as described in its BSDL file. The RC32334 has 330 boundary scan cells, as described in its BSDL file.

#### **Electrical / Pinout**

See the RC32332 data sheet for information on the AC, DC, and thermal characteristics, and device pinout.

# **Pin Description Table**

The following table lists the pins provided on the RC32332. Note that those pin names followed by "\_n" are active-low signals. All external pull-ups and pull-downs require 10 k $\Omega$  resistor.

Name	Туре	Reset State Status	Drive Strength Capability	,			Descriptio	on	
Local System Inter	face								
mem_data[31:0]	I/O	Z	High		cal system data b imary data bus for n	<b>us</b> nemory. I/O and SDF	RAM.		
mem_addr[22:2]	I/O	[25:10] Z [9:2] L	[22:16] Low [15:2] High	Th ea tio	ch word data, the a n type. The table be emory port width typ	the Memory or DRA ddress increments ei elow indicates how th pes. Pin Signals	ither in linear or s the memory write of	sub-block ordering, d enable signals are u	M bus transaction. During lepending on the transac- sed to address discrete
					Port Width DMA (32-bit)	mem_we_n[3] mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0] mem_we_n[0]
					32-bit	mem_we_n[3]	mem_we_n[2]	mem_we_n[1]	mem_we_n[0]
					16-bit	Byte High Write Enable		Not Used (Driven Low)	Byte Low Write Enable
					8-bit	Not Used (Driven High)	mem_addr[1]	mem_addr[0]	Byte Write Enable
				me me me me me me me me	em_addr[19] Alterna em_addr[17] Alterna em_addr[17] Alterna em_addr[15] Alterna em_addr[14] Alterna em_addr[13] Alterna em_addr[10] Alterna em_addr[10] Alternat em_addr[9] Alternat em_addr[6] Alternat em_addr[6] Alternat em_addr[4] Alternat em_addr[3] Alternat em_addr[2] Alternat	ate function: reset_pc ate function: modebit ate function: modebit ate function: modebit ate function: sdram_a ate function: sdram_a ate function: sdram_a ate function: sdram_a e function: sdram_ac e function: sdram_ac	[9]. [8]. [7]. addr[15]. addr[14]. addr[13]. addr[11]. addr[10]. addr[9]. adr[9]. adr[8]. adr[6]. adr[6]. adr[5]. adr[4]. adr[3]. adr[2]		
mem_cs_n[5:0]	Output	Н	Low			Negated Recomment y Bank is actively selection		ıp.	
mem_oe_n	Output	Н	High			ble Negated Recoming Bank can output its			
mem_we_n[3:0]	Output	Н	High	Si		e Negated Bus re to be written durin s for 8-bit or 16-bit w		saction. Bits act as E	Byte Enable and
mem_wait_n	Input		_	SF ple DF	RAM/IOI/IOM modes ed.	e: Allows dual-port bu	it-states to be inj		t cycle before data is sam

 Table 21.26 Pin Description for RC32332 (Part 1 of 6)

		_	_	Pin Description Table
Name	Туре	Reset State Status	Drive Strength Capability	Description
mem_245_oe_n	Output	Н	Low	Memory FCT245 Output Enable Negated Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to a memory or I/O bank.
mem_245_dt_r_n	Output	Z	High	Memory FCT245 Direction Xmit/Rcv Negated Recommend external pull-up. Alternate function: cpu_dt_r_n. See CPU Core Specific Signals below.
output_clk	Output	cpu-mas terclk	High	Output Clock Optional clock output.
PCI Interface			L	
pci_ad[31:0]	I/O	Z	PCI	PCI Multiplexed Address/Data Bus Address driven by Bus Master during initial frame_n assertion, and then the Data is driven by the Bus Master during writes; or the Data is driven by the Bus Slave during reads.
pci_cbe_n[3:0]	I/O	Z	PCI	PCI Multiplexed Command/Byte Enable Bus Command (not negated) Bus driven by the Bus Master during the initial frame_n assertion. Byte Enable Negated Bus driven by the Bus Master during the data phase(s).
pci_par	I/O	Z	PCI	<b>PCI Parity</b> Even parity of the pci_ad[31:0] bus. Driven by Bus Master during Address and Write Data phases. Driven by the Bus Slave during the Read Data phase.
pci_frame_n	I/O	Z	PCI	<b>PCI Frame Negated</b> Driven by the Bus Master. Assertion indicates the beginning of a bus transaction. De-assertion indicates the last datum.
pci_trdy_n	I/O	Z	PCI	PCI Target Ready Negated Driven by the Bus Slave to indicate the current datum can complete.
pci_irdy_n	I/O	Z	PCI	PCI Initiator Ready Negated Driven by the Bus Master to indicate that the current datum can complete.
pci_stop_n	I/O	Z	PCI	PCI Stop Negated Driven by the Bus Slave to terminate the current bus transaction.
pci_idsel_n	Input		_	PCI Initialization Device Select Uses pci_req_n[2] pin. See the PCI subsection.
pci_perr_n	I/O	Z	PCI	PCI Parity Error Negated Driven by the receiving Bus Agent 2 clocks after the data is received, if a parity error occurs.
pci_serr_n	I/O Open- collector	Z	PCI	System Error External pull-up resistor is required. Driven by any agent to indicate an address parity error, data parity during a Special Cycle command, or any other system error.
pci_clk	Input		_	PCI Clock Clock for PCI Bus transactions. Uses the rising edge for all timing references.
pci_rst_n	Input	L	_	PCI Reset Negated Host mode: Resets all PCI related logic. Satellite mode: with boot from PCI mode: Resets all PCI related logic and also warm resets the 32332.
pci_devsel_n	I/O	Z	PCI	PCI Device Select Negated Driven by the target to indicate that the target has decoded the present address as a target address.
pci_req_n[2]	Input	Z	_	<b>PCI Bus Request #2 Negated</b> Requires external pull-up. Host mode: pci_req_n[2] is an input indicating a request from an external device. Satellite mode: used as pci_idsel pin which selects this device during a configuration read or write. Alternate function: pci_idsel (satellite).
pci_req_n[0]	I/O	Z	High	<b>PCI Bus Request #0 Negated</b> Requires external pull-up for burst mode. Host mode: pci_req_n[0] is an input indicating a request from an external device. satellite mode: pci_req_n[0] is an output indicating a request from this device.

#### Table 21.26 Pin Description for RC32332 (Part 2 of 6)

Name	Туре	Reset State Status	Drive Strength Capability	Pin Description Table Description
pci_gnt_n[2]	Output	Z <sup>1</sup>	High	PCI Bus Grant #2 Negated Recommend external pull-up. Host mode: pci_gnt_n[2] is an output indicating a grant to an external device. Satellite mode: pci_gnt_n[2] is used as the pci_inta_n output pin. External pull-up is required. Alternate function: pci_inta_n (satellite).
pci_gnt_n[1]	1/0	X for 1 pci clock then H <sup>2</sup>	0	PCI Bus Grant #1 Negated Recommend external pull-up. Host mode: not used. Satellite mode: Used as pci_eprom_cs output pin for Serial Chip Select for loading PCI Configuration Reg- isters in the RC32332 Reset Initialization Vector PCI boot mode. Defaults to the output direction at reset time. 1st Alternate function: pci_eeprom_cs (satellite). 2nd Alternate function: PIO[7].
pci_gnt_n[0]	I/O	Z	High	<b>PCI Bus Grant #0 Negated</b> Host mode: pci_gnt_n[0] is an output indicating a grant to an external device. Recommend external pull- up. Satellite mode: pci_gnt_n[0] is an input indicating a grant to this device. Requires external pull-up.
pci_inta_n	Output Open- collector	Z	PCI	PCI Interrupt #A Negated Uses pci_gnt_n[2]. See the PCI subsection.
pci_lock_n	Input		_	<b>PCI Lock Negated</b> Driven by the Bus Master to indicate that an exclusive operation is occurring.

# SDRAM Control Interface

sdram_addr_12	Output	L	High	SDRAM Address Bit 12 and Precharge All SDRAM mode: Provides SDRAM address bit 12 (10 on the SDRAM chip) during row address and "pre- charge all" signal during refresh, read and write command.
sdram_ras_n	Output	Н	High	SDRAM RAS Negated SDRAM mode: Provides SDRAM RAS control signal to all SDRAM banks.
sdram_cas_n	Output	Н	High	SDRAM CAS Negated SDRAM mode: Provides SDRAM CAS control signal to all SDRAM banks.
sdram_we_n	Output	Н	High	SDRAM WE Negated SDRAM mode: Provides SDRAM WE control signal to all SDRAM banks.
sdram_cke	Output	Н	High	SDRAM Clock Enable SDRAM mode: Provides clock enable to all SDRAM banks.
sdram_cs_n[3:0]	Output	Н	High	SDRAM Chip Select Negated Bus Recommend external pull-up. SDRAM mode: Provides chip select to each SDRAM bank. SODIMM mode: Provides upper select byte enables [7:4].
sdram_s_n[1:0]	Output	Н	High	SDRAM SODIMM Select Negated Bus SDRAM mode: Not used. SDRAM SODIMM mode: Upper and lower chip selects.
sdram_bemask_n [3:0]	Output	Н	High	SDRAM Byte Enable Mask Negated Bus (DQM) SDRAM mode: Provides byte enables for each byte lane of all DRAM banks. SODIMM mode: Provides lower select byte enables [3:0].
sdram_245_oe_n	Output	Н	Low	SDRAM FCT245 Output Enable Negated Recommend external pull-up. SDRAM mode: Controls output enable to optional FCT245 transceiver bank by asserting during both reads and writes to any DRAM bank.
sdram_245_dt_r_n	Output	Z	High	SDRAM FCT245 Direction Transmit/Receive Recommend external pull-up. Uses cpu_dt_r_n. See CPU Core Specific Signals below.

# Table 21.26 Pin Description for RC32332 (Part 3 of 6)

Name	Туре	Reset State Status	Drive Strength Capability	Pin Description Table Description
On-Chip Periphera	ls			
dma_ready_n[0]	I/O	Z	Low	DMA Ready Negated Bus Requires external pull-up. Ready mode: Input pin for general purpose DMA channel 0 that can initiate the next datum in the current DMA descriptor frame. Done mode: Input pin for general purpose DMA channel 0 that can terminate the current DMA descriptor frame. dma_ready_n[0] 1st Alternate function PIO[0]; 2nd Alternate function: dma_done_n[0].
pio[7:0]	I/O	See related pins	Low	Programmable Input/Output General purpose pins that can each can be configured as a general purpose input or general purpose out put. These pins are multiplexed with other pin functions: pci_gnt_n[1], spi_mosi, spi_miso, spi_sck, spi_ss_n, uart_rx[0], uart_tx[0], dma_ready_n[0]. Note that pci_gnt_n[1], spi_mosi, spi_sck, and spi_ss_n default to outputs at reset time. The others default to inputs.
uart_rx[0]	I/O	Z	Low	UART Receive Data Bus UART mode: UART channel receives data. uart_rx[0] Alternate function: PIO[2].
uart_tx[0]	I/O	Z	Low	UART Transmit Data UART mode: UART channel send data. Note that this pin defaults to an input at reset time and must be programmed via the PIO interface before being used as a UART output. uart_tx[0] Alternate function: PIO[1].
spi_mosi	1/0	L	Low	SPI Data Output Serial mode: Output pin from RC32332 as an Input to a Serial Chip for the Serial data input stream. In PCI satellite mode, acts as an Output pin from RC32332 that connects as an Input to a Serial Chip for the Serial data input stream for loading PCI Configuration Registers in the RC32332 Reset Initialization Vector PCI boot mode. Defaults to the output direction at reset time. 1st Alternate function: PIO[6]. 2nd Alternate function: pci_eeprom_mdo.
spi_miso	1/0	Z	Low	<b>SPI Data Input</b> Serial mode: Input pin to RC32332 from the Output of a Serial Chip for the Serial data output stream. In PCI satellite mode, acts as an Input pin from RC32332 that connects as an output to a Serial Chip for the Serial data output stream for loading PCI Configuration Registers in the RC32332 Reset Initialization Vector PCI boot mode. 1st Alternate function: PIO[3]. 2nd Alternate function: pci_eeprom_mdi.
spi_sck	1/0	L	Low	SPI Clock Serial mode: Output pin for Serial Clock. In PCI satellite mode, acts as an Output pin for Serial Clock for loading PCI Configuration Registers in the RC323332 Reset Initialization Vector PCI boot mode. Defaults to the output direction at reset time. 1st Alternate function: PIO[5]. 2nd Alternate function: pci_eeprom_sk.
spi_ss_n	I/O	Н	Low	<b>SPI Chip Select</b> Output pin selecting the serial protocol device as opposed to the PCI satellite mode EEPROM device. Alternate function: PIO[4]. Defaults to the output direction at reset time.
CPU Core Specific	Signals		•	
cpu_nmi_n	Input		-	<b>CPU Non-Maskable Interrupt</b> Requires external pull-up. This interrupt input is active low to the CPU.
cpu_masterclk	Input		-	CPU Master System Clock Provides the basic system clock.
cpu_int_n[1:0]	Input		-	CPU Interrupt Requires external pull-up. These interrupt inputs are active low to the CPU.
79RC32334	/332 Us	ser Refe		e 21.26 Pin Description for RC32332 (Part 4 of 6) nual G - 7 June 4, 2002

				Pin Description Table
Name	Туре	Reset State Status	Drive Strength Capability	Description
cpu_coldreset_n	Input	L	_	<b>CPU Cold Reset</b> This active-low signal is asserted to the RC32332 after $V_{cc}$ becomes valid on the initial power-up. The Reset initialization vectors for the RC32332 are latched by cold reset.
cpu_dt_r_n	Output	Z	_	CPU Direction Transmit/Receive This active-low signal controls the DT/R pin of an optional FCT245 transceiver bank. It is asserted during read operations. 1st Alternate function: mem_245_dt_r_n. 2nd Alternate function: sdram_245_dt_r_n.
JTAG Interface Sig	nals	L		
jtag_tck	Input			JTAG Test Clock Requires external pull-down. An input test clock used to shift into or out of the Boundary-Scan register cells. jtag_tck is independent of the system and the processor clock with nominal 50% duty cycle.
jtag_tdi, ejtag_dint_n	Input		_	JTAG Test Data In Requires an external pull-up on the board. On the rising edge of jtag_tck, serial input data are shifted into either the Instruction or Data register, depending on the TAP controller state. During Real Mode, this input is used as an interrupt line to stop the debug unit from Real Time mode and return the debug unit back to Run Time Mode (standard JTAG). Requires an external pull-up on the board. This pin is also used as the ejtag_dint_n signal in the EJTAG mode.
jtag_tdo, ejtag_tpc	Output	Z	High	JTAG Test Data Out The jtag_tdo is serial data shifted out from instruction or data register on the falling edge of jtag_tck. When no data is shifted out, the jtag_tdo is tri-stated. During Real Time Mode, this signal provides a non- sequential program counter at the processor clock or at a division of processor clock. This pin is also used as the ejtag_tpc signal in the EJTAG mode.
jtag_tms	Input		_	JTAG Test Mode Select Requires external pull-up. The logic signal received at the jtag_tms input is decoded by the TAP controller to control test operation. jtag_tms is sampled on the rising edge of the jtag_tck.
jtag_trst_n	Input	L	_	JTAG Test Reset When neither JTAG nor EJTAG are being used, jtag_trst_n must be driven or pulled low, or the jtag_tms/ ejtag_tms signals must be pulled up and jtag_clk actively clocked.
ejtag_dclk	Output	Z	_	<b>EJTAG Test Clock</b> Processor Clock. During Real Time Mode, this signal is used to capture address and data from the ejtag_tpc signal at the processor clock speed or any division of the internal pipeline.
ejtag_pcst[2:0]	1/0	Z	Low	EJTAG PC Trace Status Information 111 (STL) Pipe line Stall 110 (JMP) Branch/Jump forms with PC output 101 (BRT) Branch/Jump forms with no PC output 100 (EXP) Exception generated with an exception vector code output 011 (SEQ) Sequential performance 010 (TST) Trace is outputted at pipeline stall time 001 (TSQ) Trace trigger output at performance time 000 (DBM) Run Debug Mode Alternate function: modebit[2:0].
ejtag_debugboot	Input		_	<b>EJTAG DebugBoot</b> Requires an external pull-down. The ejtag_debugboot input is used during reset and forces the CPU core to take a debug exception at the end of the reset sequence instead of a reset exception. This enables the CPU to boot from the ICE probe without having the external memory working. This input signal is level sensitive and is not latched inter- nally. This signal will also set the JtagBrk bit in the JTAG_Control_Register[12].


Table 21.26 Pin Description for RC32332 (Part 5 of 6)

				Pin Description Table
Name	Туре	Reset State Status	Drive Strength Capability	Description
ejtag_tms	Input		_	EJTAG Test Mode Select Requires an external pull-up. The ejtag_tms is sampled on the rising edge of jtag_tck.
Debug Signals			•	
debug_cpu_dma_n	I/O	Z	Low	Debug CPU versus DMA Negated Assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction was generated from the CPU. De-assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction was generated from DMA. Alternate function: modebit[6].
debug_cpu_ack_n	I/O	Z	Low	Debug CPU Acknowledge Negated Indicates either a data acknowledge to the CPU or DMA. Alternate function: modebit[4].
debug_cpu_ads_n	I/O	Z	Low	<b>Debug CPU Address/Data Strobe Negated</b> Assertion indicates that either a CPU or a DMA transaction is beginning and that the mem_data[31:4] bus has the current block address. Alternate function: modebit[5].
debug_cpu_i_d_n	I/O	Z	Low	Debug CPU Instruction versus Data Negated Assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU or DMA data transaction. De-assertion during debug_cpu_ads_n assertion or debug_cpu_ack_n assertion indicates transaction is a CPU instruction transaction. Alternate function: modebit[3].

Table 21.26 Pin Description for RC32332 (Part 6 of 6)

# Logic Diagram

The logic diagram of the RC32332 differs from that of the RC32334.



G - 10

# **DIDT**.

# Symbols

- Symbolo	
"Ignore hit" in User Mode	A-3
Numerics	
64-bit data operating requests	A-3
Α	
address error exception	3-2
advisory instruction	
aligning PClock to MasterClock	
B	
-	1 00
base address and base mask registers	
baud rate calculation formula	
baud rate generator	
BIU control registers	
BTA Control register	
Buffer Control Register (BCR)	
burst period	
bus arbitration, fixed and round robin8-4, 8-12, 12-1, 1	2-21, 12-22
bus interface	
byte-ordering (endianness)	
control registers	
data transfer sequences (8, 16, 32-bit)	
variable port-widths	
Bus Interface Unit Controller	
BYPASS instruction	20-8
byte-ordering conventions	2-3
С	
C bits (TLB page coherency attributes)	5-5
cache line selection algorithm	
cache operation Fill_I	
cache operations, caveats about	
cache operations, number of cycles for	
CACHE Ops and DWatch exception	
cache parity values	
cache write algorithms	
computational instructions, CPU, categories of	
conditional move instructions, on not zero, on zero	
conventions	
big endian, little endian	
bytes	
most and least signigicant bits	
signals	
coprocessor 0 hazards	F_1
CP0 hazards	
CP0 registers for debug exceptions	
CPU bus timeout timer	
CPU interrupt	
CPU memory space 1 BR	
CPU to PCI Memory mapping	12-4

D	
D-cache, primary	7-3
debug breakpoint	21-21
debug exception	
debug exception return	
debug operating mode	
debug registers	
Debug Support Unit (DSU)	
Debug Support Unit registers	
diagnostic states, programming	6-3
differences between RC32332 and RC32334	G-1
Divisor Latch Least Register (DLL)	17-2
Divisor Latch Most Register (DLM)	17-2, 17-6
DMA arbitration	
DMA Base Descriptor Register	13-5
DMA control registers	1-27
DMA Controller	1-5
DMA FIFO	13-8
DMA transfers	
byte	13-4
half-word	
quad-word	
unalighed word/burst	
word	13-5
word or burst	
DRAM Memory Controller Register	1-23
DSP support instructions	
count leading ones	
count leading zeros	
multiply add	
multiply add unsigned	
multiply subtract	
multiply subtract unsigned	
Dual-Port memory reads	
DWatch exception prioritizing	6-9
E	
EJTAG pins	21-4
EJTAG specification	
CP0 registers for debug exceptions	
debug exception	
debug exception return	
debug operating mode	
	01 1

21-4
21-2
21-7
21-4
21-25

Index

## Index

software debug breakpoint	
trace trigger	
endianness configuration	2-3
exception	
addressing	6-13
condition handling	4-4
handler	6-1
priority of, DWatch Register	6-9
priority order	6-1
exception processing	
Kernel Mode	6-1
User Mode	6-1
exception, debug	21-32
EXL bit5-7, 5-	9, 6-7, 6-12
Expansion Interrupt Controller	1-5, 14-1
interrupt flow	
non-prioritized interrupts, optional algorithm	
priority interrupts, optional algorithm	
register group settings	
registers and address mapping	
signals and pins used	
software interrupt service routine (ISR)	
timing diagrams	
expansion interrupt registers	
F	
<ul> <li>Fill_I cache operation</li> </ul>	C-3
G	0-0
-	
general exception handling (hardware and software)	6-22–6-24
general exception handling (hardware and software) general purpose timers	
general purpose timers	
general purpose timers <b>H</b>	16-2
general purpose timers <b>H</b> hardware breakpoints	16-2 21-2
general purpose timers H hardware breakpoints hardware, interlocks	16-2 21-2 3-3
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0	
general purpose timers H hardware breakpoints hardware, interlocks	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I I-cache, primary	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority instruction cache miss	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority instruction cache miss interlock condition handling	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority instruction cache miss interlock condition handling internal register map addresses and definitions	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority instruction cache miss interlock condition handling internal register map addresses and definitions Interrupt Controller, prioritized interrupt	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority instruction cache miss interlock condition handling interlock condition handling internal register map addresses and definitions Interrupt Controller, prioritized interrupt interrupt CPU	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority instruction Address Error exception priority instruction cache miss interlock condition handling internal register map addresses and definitions Interrupt Controller, prioritized interrupt interrupt CPU Interrupt Enable Register (IER)	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority instruction cache miss interlock condition handling interlock condition handling internal register map addresses and definitions Interrupt Controller, prioritized interrupt interrupt CPU	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority instruction cache miss interlock condition handling interlock condition handling interrupt Controller, prioritized interrupt Interrupt CPU Interrupt Enable Register (IER) interrupt flow, Expansion Interrupt Controller Interrupt Identity Register (IIR)	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority instruction cache miss interlock condition handling interlock condition handling Interrupt Controller, prioritized interrupt Interrupt CPU Interrupt Enable Register (IER) interrupt flow, Expansion Interrupt Controller Interrupt Identity Register (IIR) interrupt line register	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority instruction cache miss interlock condition handling interlock condition handling interrupt Controller, prioritized interrupt Interrupt CPU Interrupt Enable Register (IER) interrupt flow, Expansion Interrupt Controller Interrupt Identity Register (IIR)	
general purpose timers H hardware breakpoints hardware, interlocks hazards, coprocessor 0 hint values and prefetch actions I I-cache, primary IEEE 1149.1 (JTAG)20-2, 21-7, 21-8, 2 in-circuit emulation Instruction Address Error exception priority instruction cache miss interlock condition handling interlock condition handling Interrupt Controller, prioritized interrupt Interrupt CPU Interrupt Enable Register (IER) interrupt flow, Expansion Interrupt Controller Interrupt Identity Register (IIR) interrupt line register	
general purpose timers	
general purpose timers	
general purpose timers	

# I.

J
JTAG operaton21-7
JTAG overview1-5
JTAG signal descriptions
jtag_tck20-2
jtag_tdi20-2
jtag_tdo
jtag_tms
jtag_trst_n
JTAG, Instruction Register
-
K
Kernel Mode
exception processing6-1
kseg15-9
kseg25-9
kset05-9
kuseg5-9
on-chip/ice registers
-
Line Control Register (LCR)
Line Status Register (LSR)
locked cache lines7-8
Μ
MAX_LAT Register12-33
MEM/IO spaces10-4
memory accesses, Wait-State Generator10-4
memory control registers
Memory Controller
memory types
MFLO and MFHI instructionsF-2
MIN_GNT Register
Modem Control Register (MCR)
Modem Status Register (MSR) 17-11
move conditional on not zero, on zero A-3
multiplier enhancement instructions A-3
Ν
non-priorititized interrupts, optional algorithm14-13
0
-
Opcode MapB-1 operating modes, types of
overview
overview       1-4         DMA Controller       1-5         Expansion Interrupt Controller       1-5         JTAG       1-5         Memory Controller       1-4         PCI bridge       1-5         programmable I/O (PIO)       1-5
overview       1-4         DMA Controller       1-5         Expansion Interrupt Controller       1-5         JTAG       1-5         Memory Controller       1-4         PCI bridge       1-5         programmable I/O (PIO)       1-5         SDRAM Controller       1-4
overview       1-4         DMA Controller       1-5         Expansion Interrupt Controller       1-5         JTAG       1-5         Memory Controller       1-4         PCI bridge       1-5         programmable I/O (PIO)       1-5         SDRAM Controller       1-4         Timers/Counters       1-5
overview       1-4         DMA Controller       1-5         Expansion Interrupt Controller       1-5         JTAG       1-5         Memory Controller       1-4         PCI bridge       1-5         programmable I/O (PIO)       1-5         SDRAM Controller       1-4         Timers/Counters       1-5         UART       1-5
overview
overview       1-4         DMA Controller       1-5         Expansion Interrupt Controller       1-5         JTAG       1-5         Memory Controller       1-4         PCI bridge       1-5         programmable I/O (PIO)       1-5         SDRAM Controller       1-4         Timers/Counters       1-5         UART       1-5         P       page coherency attribute bits       5-5
overview

examples of output21-37
exception followed by a jump indirect instruction
indirect instruction followed by an exception
instruction
instruction trace method
non-real time TPC output
real time TPC output
signals used
status information
status output on delay slots
trace information
trigger output
PCI bridge
PCI Commands 12-9
PCI commands
Bus Master Enable 12-26
Fast Back-to-Back Master Enable 12-26
I/O Access Enable 12-26
Memory Access Enable 12-26
Memory Write and Invalidate Enable 12-26
Parity Error Enable 12-26
System Error Enable 12-26
PCI configuration
66 MHz-Capable Status Flag 12-27
cacheline size 12-29
Class Code value register 12-28
Data Parity Detected
Detect Parity Error
Device Select Timing
Fast Back-to-Back Capable Status Flag
Master Latency Timer
Received Master Abort Status
Received Target Abort Status
Signaled System Error
Signaled Target Abort Status
PCI configuration registers in host mode
PCI configuration registers in nost mode
PCI Configuration Space
PCI interface control registers
PCI interrupt
PCI memory space Base Register (BR)
PCI Memory-Space Base
PCI New Feature Register
PCI Satellite mode
PCI Serial EEPROM Address Fields
PCI serial EEPROM, booting satellite from
PCI to CPU Memory mapping 12-5
PIO
General Purpose Input mode
General Purpose Output mode
Peripheral Function Input mode
Peripheral Function Output mode 15-3
PIO signal pin definitions
DMA Interface
dma_done_n 15-5

dma_ready_n	15-5
Timer	
timer_tc_n UART Interface	15-4
uart_rx	15_/
uart_tx	
pipeline	10-4
branch delay	4-3
stalling	4-4
port width interface support	9-2
powering down inactive units	D-1
prefetch instruction	A-1
prefetch operation	4-1
primary D-cache	7-3
primary I-cache	7-3
prioritized interrupt	
priority interrupts, optional algorithm	14-13
processor	
cycles	
implementation number	6-7
modes programming	6-3
programmable I/O (PIO)	1-5
programming PClock	
R	
RC32332, different from RC32334	G-1
RC32334, different from RC32332	G-1
read-only registers	
Interrupt Identity Register (IIR)	
Receive Buffer Register (RBR)	
real-time clock	
Receive Buffer Register (RBR)	
Receive Holding Register	
registers	
Bad Virtual Address Register(8)	
base address and base mask registers	1-22
BIU control registers	1-21
Boundary-Scan Register	20-3
Buffer Control Register (BCR)	17-8
Bus Turnaround (BTA) Control Register	8-8
Bus-Error Address Register	8-9
Bypass Register	
Cache Error Register(27)	
Cause Register(13)	
Compare Register(11)	
Config Register(16)	
Context Register(4)	
Count Register(9)	
Debug Exception Program Counter Register(23)	
Debug Register(24)	
debug registers	
Debug Support Unit registers	
Device Identification Register	
Divisor Latch Least Register (DLL)	
Divisor Latch Most Register (DLM)	
DMA control registers	1-27

DRAM Memory Controller Register	1-23
DWatch Register(19)	6-9
EntryHi Register(10)	5-8
EntryLo0(2)	5-4
EntryLo1(3)	5-4
Error Checking and Correcting Register(26)	6-10
Error Exception Program Counter Register(30)	
Exception Program Counter Register (14)	
Expansion Interrupt Controller registers	
expansion interrupt registers	
HI and LO Registers	
Index Register(0)	
Instruction Register	
internal register map addresses and definitions	
Interrupt Enable Register (IER)	
Interrupt Identity Register (IIR)	
IWatch Register(18)	
Line Control Register (LCR)	
Line Status Register (LSR)	
memory control registers	
Modem Control Register (MCR)	
Modern Status Register (MSR)	
PageMask Register(5)	
PCI interface control registers	
Port Width Control Register	
Processor Revision Identifier Register(15)	
Random Register(1)	၁-4
read-only registers	17.0
Interrupt Identity Register (IIR)	
Receive Buffer Register (RBR)	
Receive Buffer Register (RBR)	
Receive Holding Register	
Scratch Register (SCR)	
Status Register(12)	
TagLo Register(28)	
Test Data Register	
timer controller registers	
Transmit Buffer Register (TBR)	
Transmit Holding Register	
UART 0	
UART 1	
UART control registers	5-6
Wired Register(6)	
Wired Register(6) write-only registers	
Wired Register(6) write-only registers Buffer Control Register (BCR)	
Wired Register(6) write-only registers Buffer Control Register (BCR) Transmit Buffer Register (TBR)	17-5
Wired Register(6) write-only registers Buffer Control Register (BCR) Transmit Buffer Register (TBR) reinitializing, reset interface	17-5 19-3
Wired Register(6) write-only registers Buffer Control Register (BCR) Transmit Buffer Register (TBR) reinitializing, reset interface reset configuration options	17-5 19-3 6-8
Wired Register(6) write-only registers Buffer Control Register (BCR) Transmit Buffer Register (TBR) reinitializing, reset interface reset configuration options reset configuration settings	17-5 19-3 6-8 19-4
Wired Register(6) write-only registers Buffer Control Register (BCR) Transmit Buffer Register (TBR) reinitializing, reset interface reset configuration options reset configuration settings reset exception servicing	17-5 19-3 6-8 19-4 6-15
Wired Register(6) write-only registers Buffer Control Register (BCR) Transmit Buffer Register (TBR) reinitializing, reset interface reset configuration options reset configuration settings reset exception servicing reset sequence timing	17-5 19-3 6-8 19-4 6-15 D-1
Wired Register(6) write-only registers Buffer Control Register (BCR) Transmit Buffer Register (TBR) reinitializing, reset interface reset configuration options reset configuration settings reset exception servicing reset sequence timing reset vector inialization	17-5 19-3 6-8 19-4 6-15 D-1 19-6
Wired Register(6) write-only registers Buffer Control Register (BCR) Transmit Buffer Register (TBR) reinitializing, reset interface reset configuration options reset configuration options reset exception servicing reset exception servicing reset sequence timing reset vector inialization retry timeout value	17-5 19-3 6-8 19-4 6-15 D-1 19-6 12-34
Wired Register(6) write-only registers Buffer Control Register (BCR) Transmit Buffer Register (TBR) reinitializing, reset interface reset configuration options reset configuration settings reset exception servicing reset sequence timing reset vector inialization	17-5 19-3 6-8 19-4 6-15 D-1 19-6 12-34
Wired Register(6) write-only registers Buffer Control Register (BCR) Transmit Buffer Register (TBR) reinitializing, reset interface reset configuration options reset configuration options reset exception servicing reset sequence timing reset vector inialization retry timeout value	17-5 19-3 6-8 19-4 6-15 D-1 19-6 12-34 6-3

	~	
•	•	
٩	_	

0	
Satellite mode, PCI12	
Scratch Register (SCR)17-	12
SDRAM 32-bit support 11	1-8
SDRAM bank priority scheme11	1-7
SDRAM base and mask registers11	1-7
SDRAM clock 11	1-4
SDRAM Controller1	1-4
SDRAM custom transaction 11	1-8
SDRAM external buffers11	
SDRAM Subblock Address Ordering11	1-4
Serial Peripheral Interface (SPI)1	1-5
slipped instruction	
slow-to-turn-off EEPROMS	
small, medium, and large systems10	)-3
software debug breakpoint	
software generated exceptions (SW1 or SW0)6-	
software interrupt service routine (ISR)	
software interrupts6	
SPI interface signal descriptions	
spi_miso	3-2
spi_mosi	
spi_sck	
spi_ss_n	
Status Register, user mode	
SysID Register	
T	••
TAP Controller	
state assignments	1 0
state diagram	
timer controller registers1-	
timer interrupt, Compare Register(11)	
Timer signal definitions	J-J
timer_gate_n	: 2
timer signal definitions	J-J
	2.2
timer_tc_n	
timers, general purpose	
Timers/Counters overview	
time-slice clock	
timing diagrams, Expansion Interrupt Controller	
TLB management, attribute bits	
trace trigger	1-4
trace, PC See PC trace.	
transceivers and buffering	
small, medium, and large systems	
Transmit Buffer Register (TBR)17	
Transmit Holding Register17	
trap signal	
TRDY timeout value	33
U	
UART	
baud rate generator17	
divisor value17	
Interrupt 017	7-3
receive buffer size17	7-2

## Index

transmit buffer size	
UART 0 and 1 registers, address of	17-1
UART 0 registers	17-4
UART 1 registers	17-4
UART control registers	1-26
UART overview	1-5
User Mode	6-3
exception processing	6-1
virtual address space	5-8
V	
vector base for the Cache Error exception	6-14
Vendor ID	8-15
W	
••	
WAIT instruction	
	D-1
WAIT instruction	
WAIT instruction inactive units	D-1
WAIT instruction inactive units standby mode	D-1
WAIT instruction inactive units standby mode Wait-State Generator (WSG)	D-1 10-4
WAIT instruction inactive units	D-1 10-4 10-7
WAIT instruction inactive units	D-1 10-4 10-7 8-5
WAIT instruction inactive units	D-1 10-4 10-7 8-5 5-7
WAIT instruction inactive units	D-1 10-4 10-7 8-5 5-7 7-2
WAIT instruction inactive units	D-1 10-4 