# 5.0 A H-Bridge

The 33886 is a monolithic H-Bridge ideal for fractional horsepower DC-motor and bi-directional thrust solenoid control. The IC incorporates internal control logic, charge pump, gate drive, and low  $R_{\rm DS(ON)}\,{\rm MOSFET}$  output circuitry. The 33886 is able to control continuous inductive DC load currents up to 5.0 A. Output loads can be pulse width modulated (PWM-ed) at frequencies up to 10 kHz.

A Fault Status output reports undervoltage, short circuit, and overtemperature conditions. Two independent inputs control the two half-bridge totem-pole outputs. Two disable inputs force the H-Bridge outputs to tri-state (exhibit high impedance).


The 33886 is parametrically specified over a temperature range of  $-40^{\circ}\text{C} \leq T_{A} \leq 125^{\circ}\text{C}$ , 5.0 V  $\leq$  V+  $\leq$  28 V. The IC can also be operated up to 40 V with derating of the specifications. The IC is available in a surface mount power package with exposed pad for heatsinking.

#### **Features**

- · Similar to the MC33186DH1 with Enhanced Features
- 5.0 V to 40 V Continuous Operation
- 120 mΩ R<sub>DS(ON)</sub> H-Bridge MOSFETs
- TTL/CMOS Compatible Inputs
- · PWM Frequencies up to 10 kHz
- Active Current Limiting via Internal Constant OFF-Time PWM (with Temperature-Dependent Threshold Reduction)
- · Output Short Circuit Protection
- · Undervoltage Shutdown
- Fault Status Reporting


# 33886

# 5.0 A H-BRIDGE



## **ORDERING INFORMATION**

Device	Temperature Range (T <sub>A</sub> )	Package	
MC33886DH/R2	-40°C to 125°C	20 HSOP	











Figure 1. 33886 Simplified Internal Block Diagram



# TERMINAL FUNCTION DESCRIPTION

Terminal	Terminal Name	Formal Name	Definition
1	AGND	Analog Ground	Low-current analog signal ground.
2	FS	Fault Status for H-Bridge	Open drain active LOW Fault Status output requiring a pull-up resistor to 5.0 V.
3	IN1	Logic Input Control 1	True logic input control of OUT1 (i.e., IN1 logic HIGH = OUT1 HIGH).
4, 5, 16	V+	Positive Power Supply	Positive supply connections.
6, 7	OUT1	H-Bridge Output 1	Output 1 of H-Bridge.
8, 20	DNC	Do Not Connect	Either do not connect (leave floating) or connect these terminals to ground in the application. They are test mode terminals used in manufacturing only.
9–12	PGND	Power Ground	Device high-current power ground.
13	D2	Disable 2	Active <u>LOW</u> input used to simultaneously tri-state disable both H-Bridge outputs. When <u>D2</u> is Logic LOW, both outputs are tri-stated.
14, 15	OUT2	H-Bridge Output 2	Output 2 of H-Bridge.
17	C <sub>CP</sub>	Charge Pump Capacitor	External reservoir capacitor connection for internal charge pump capacitor.
18	D1	Disable 1	Active HIGH input used to simultaneously tri-state disable both H-Bridge outputs. When D1 is Logic HIGH, both outputs are tri-stated.
19	IN2	Logic Input Control 2	True logic input control of OUT2 (i.e., IN2 logic HIGH = OUT2 HIGH).

#### **MAXIMUM RATINGS**

All voltages are with respect to ground unless otherwise noted.

Rating	Symbol	Value	Unit
Supply Voltage	V+	40	V
Input Voltage (Note 1)	V <sub>IN</sub>	-0.1 to 7.0	V
FS Status Output (Note 2)	V <sub>FS</sub>	7.0	V
Continuous Current (Note 3)	lout	5.0	А
ESD Voltage Human Body Model (Note 4) Machine Model (Note 5)	V <sub>ESD1</sub>	±2000 (Note 6) ±200	V
Storage Temperature	T <sub>STG</sub>	-65 to 150	°C
Ambient Operating Temperature (Note 7)	T <sub>A</sub>	-40 to 125	°C
Operating Junction Temperature	TJ	-40 to 150	°C
Terminal Soldering Temperature (Note 8)	T <sub>SOLDER</sub>	220	°C
Approximate Junction-to-Board Thermal Resistance (and Package Dissipation) (Note 9)			°C/W
HSOP (6.0 W)	$R_{ heta JB}$	~5.0	

- 1. Exceeding the input voltage on IN1, IN2, D1, or  $\overline{D2}$  may cause a malfunction or permanent damage to the device.
- Exceeding the pull-up resistor voltage on the open drain FS terminal may cause permanent damage to the device.
- 3. Continuous current capability so long as junction temperature is ≤ 150°C.
- 4. ESD1 testing is performed in accordance with the Human Body Model ( $C_{ZAP}$  = 100 pF,  $R_{ZAP}$  = 1500  $\Omega$ ).
- 5. ESD2 testing is performed in accordance with the Machine Model ( $C_{ZAP}$  = 200 pF,  $R_{ZAP}$  = 0  $\Omega$ ).
- 6. All terminals are capable of Human Body Model ESD voltages of ±2000 V with two exceptions: (1)  $\overline{D2}$  to PGND is capable of ±1500 V and (2) OUT1 to AGND is capable of ±1000 V.
- 7. The limiting factor is junction temperature, taking into account the power dissipation, thermal resistance, and heat sinking.
- 8. Terminal soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- Exposed heat sink pad plus the power and ground terminals comprise the main heat conduction paths. The actual R<sub>θJB</sub> (junction-to-PC board) values will vary depending on solder thickness and composition and copper trace. A

## STATIC ELECTRICAL CHARACTERISTICS

Characteristics noted under conditions 5.0 V  $\leq$  V+  $\leq$  28 V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER SUPPLY					
Operating Voltage Range (Note 10)	V+	5.0	-	40	V
Standby Supply Current V <sub>EN</sub> = 5.0 V, I <sub>OUT</sub> = 0 A	I <sub>Q(standby)</sub>	_	_	20	mA
Threshold Supply Voltage Switch-OFF Switch-ON Hysteresis	V+(thres-OFF) V+(thres-ON) V+(hys)	4.15 4.5 150	4.4 4.75 –	4.65 5.0 –	V V mV
CHARGE PUMP					
Charge Pump Voltage V+ = 5.0  V $8.0 \text{ V} \le V+ \le 40 \text{ V}$	V <sub>CP</sub> -V+	3.35	- -	- 20	V
CONTROL INPUTS	-	<del>-!</del>		!	ļ
Input Voltage (IN1, IN2, D1, $\overline{D2}$ )  Threshold HIGH  Threshold LOW  Hysteresis	V <sub>IH</sub> V <sub>IL</sub> V <sub>HYS</sub>	3.5 - 0.7	- - 1.0	- 1.4 -	V
Input Current (IN1, IN2, D1) (Note 11) $V_{IN} = 0 \text{ V}$	I <sub>IN</sub>	-200	-80	_	μА
$\overline{D2}$ Input Current (Note 12) $V_{\overline{D2}} = 5.0 \text{ V}$	I <sub>D2</sub>	_	25	100	μА

<sup>10.</sup> Specifications are characterized over the range of  $5.0 \text{ V} \le \text{V} + \le 28 \text{ V}$ . Operation > 28 V will cause some parameters to exceed listed min/max values. Refer to typical operating curves to extrapolate values for operation > 28 V but  $\le 40 \text{ V}$ .

<sup>11.</sup> Inputs IN1, IN2, and D1 have independent internal pull-up current sources.

<sup>12.</sup> The  $\overline{D2}$  input incorporates an active internal pull-down current sink.

# STATIC ELECTRICAL CHARACTERISTICS (continued)

Characteristics noted under conditions  $5.0 \text{ V} \le \text{V} + \le 28 \text{ V}$  and  $-40^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$  unless otherwise noted. Typical values noted reflect the approximate parameter mean at  $T_{A}$  = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER OUTPUTS (OUT1, OUT2)					
Output-ON Resistance (Note 13)	R <sub>DS(ON)</sub>				mΩ
$5.0 \text{ V} \le \text{V+} \le 28 \text{ V}, \text{ T}_{\text{J}} = 25^{\circ}\text{C}$		_	120	_	
$8.0 \text{ V} \le \text{V+} \le 28 \text{ V}, \text{ T}_{\text{J}} = 150^{\circ}\text{C}$		_	-	225	
$5.0 \text{ V} \le \text{V+} \le 8.0 \text{ V}, \text{T}_{\text{J}} = 150^{\circ}\text{C}$		-	_	300	
Active Current Limiting Threshold (via Internal Constant OFF-Time PWM) (Note 14)	I <sub>LIM</sub>	5.2	6.5	7.8	А
High-Side Short Circuit Detection Threshold	I <sub>SCH</sub>	11	_	-	Α
Low-Side Short Circuit Detection Threshold	I <sub>SCL</sub>	8.0	_	_	Α
Leakage Current (Note 15)	I <sub>OUT(leak)</sub>				μА
V <sub>OUT</sub> = V+	, ,	_	100	200	
V <sub>OUT</sub> = GND		_	30	60	
Output FET Body Diode Forward Voltage Drop (Note 16)	V <sub>F</sub>				V
I <sub>OUT</sub> = 3.0 A		-	_	2.0	
Switch-OFF					°C
Thermal Shutdown	T <sub>LIM</sub>	175	-	_	
Hysteresis	T <sub>HYS</sub>	-	15	-	
FAULT STATUS (Note 17)					
Fault Status Leakage Current (Note 18)	I <del>FS</del> (leak)				μА
V <sub>FS</sub> = 5.0 V		-	_	10	
Fault Status SET Voltage (Note 19)	V <sub>FS(LOW)</sub>				V
I <sub>FS</sub> = 300 μA		-	_	1.0	

- 13. Output-ON resistance as measured from output to V+ and ground.
- 14. Product with date codes of December 2002, week 51, will exhibit the values indicated in this table. Product with earlier date codes may exhibit a minimum of 6.0 A and a maximum of 8.5 A.
- 15. Outputs switched OFF with D1 or  $\overline{D2}$ .
- 16. Parameter is guaranteed by design but not production tested.
- 17. Fault Status output is an open drain output requiring a pull-up resistor to 5.0 V.
- 18. Fault Status Leakage Current is measured with Fault Status HIGH and *not* SET.
- 19. Fault Status Set Voltage is measured with Fault Status LOW and SET with I $_{\overline{FS}}$  = 300  $\mu$ A.

## **DYNAMIC ELECTRICAL CHARACTERISTICS**

Characteristics noted under conditions 5.0 V  $\leq$  V+  $\leq$  28 V and -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C unless otherwise noted. Typical values noted reflect the approximate parameter mean at T<sub>A</sub> = 25°C under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
TIMING CHARACTERISTICS					
PWM Frequency (Note 20)	f <sub>PWM</sub>	-	_	10	kHz
Maximum Switching Frequency During Active Current Limiting (Note 21)	f <sub>MAX</sub>	-	-	20	kHz
Output ON Delay (Note 22) V+ = 14 V	t <sub>d(ON)</sub>	_	-	18	μ\$
Output OFF Delay (Note 22) V+ = 14 V	t <sub>d(OFF)</sub>	_	_	18	μ\$
Output Rise and Fall Time (Note 23) V+ = 14 V, I <sub>OUT</sub> = 3.0 A	t <sub>f</sub> , t <sub>r</sub>	2.0	5.0	8.0	μ\$
Output Latch-OFF Time	ta	15	20.5	26	μS
Output Blanking Time	t <sub>b</sub>	12	16.5	21	μS
Output FET Body Diode Reverse Recovery Time (Note 24)	t <sub>rr</sub>	100	_	_	ns
Disable Delay Time (Note 25)	t <sub>d(disable)</sub>	-	_	8.0	μS
Short Circuit/Overtemperature Turn-OFF Time (Note 26)	t <sub>FAULT</sub>	-	4.0	_	μS
Power-OFF Delay Time	t <sub>pod</sub>	-	1.0	5.0	ms

- 20. The outputs can be PWM controlled from an external source. This is typically done by holding one input high while applying a PWM pulse train to the other input. The maximum PWM frequency obtainable is a compromise between switching losses and switching frequency. Refer to Typical Switching Waveforms, Figures 11 through 18, pp. 12–13.
- 21. The Maximum Switching Frequency during active current limiting is internally implemented. The internal control produces a constant OFF-time PWM of the output. The output load current effects the Maximum Switching Frequency.
- 22. Output Delay is the time duration from the midpoint of the IN1 or IN2 input signal to the 10% or 90% point (dependent on the transition direction) of the OUT1 or OUT2 signal. If the output is transitioning HIGH-to-LOW, the delay is from the midpoint of the input signal to the 90% point of the output response signal. If the output is transitioning LOW-to-HIGH, the delay is from the midpoint of the input signal to the 10% point of the output response signal. See <a href="Figure 2">Figure 2</a>, page 8.
- 23. Rise Time is from the 10% to the 90% level and Fall Time is from the 90% to the 10% level of the output signal. See Figure 4, page 8.
- 24. Parameter is guaranteed by design but not production tested.
- 25. Disable Delay Time is the time duration from the midpoint of the D (disable) input signal to 10% of the output tri-state response. See <u>Figure 3</u>, page 8.
- 26. Increasing currents will become limited at I<sub>LIM</sub>. Hard shorts will breach the I<sub>SCH</sub> or I<sub>SCL</sub> limit, forcing the output into an immediate tri-state latch-OFF. See Figures 6 and 7, page 9. Active current limiting will cause junction temperatures to rise. A junction temperature above 160°C will cause the active current limiting to progressively "fold back" (or decrease) to 2.5 A typical at 175°C where thermal latch-OFF will occur. See Figure 5, page 8.

# **Timing Diagrams**




Figure 2. Output Delay Time




Figure 3. Disable Delay Time




Figure 4. Output Switching Time




Figure 5. Active Current Limiting Versus Temperature (Typical)




Figure 6. Active Current Limiting Versus Time




Figure 7. Active Current Limiting Detail

# **Electrical Performance Curves**




Figure 8. Typical High-Side  $R_{DS(ON)}$  Versus V+




Figure 9. Typical Low-Side  $R_{DS(ON)}$  Versus V+




Figure 10. Typical Quiescent Supply Current Versus V+

# **Typical Switching Waveforms**

Important For all plots, the following applies:

- Ch2=2.0 A per division
- L<sub>I OAD</sub>=533 μH @ 1.0 kHz
- L<sub>LOAD</sub>=530 μH @ 10.0 kHz
- R<sub>LOAD</sub>=4.0 Ω




Figure 11. Output Voltage and Current vs. Input Voltage at V+ = 24 V, PMW Frequency of 1.0 kHz, and Duty Cycle of 10%




Figure 12. Output Voltage and Current vs. Input Voltage at V+ = 24 V, PMW Frequency of 1.0 kHz, and Duty Cycle of 50%




Figure 13. Output Voltage and Current vs. Input Voltage at V+ = 34 V, PMW Frequency of 1.0 kHz, and Duty Cycle of 90%, Showing Device in Current Limiting Mode




Figure 14. Output Voltage and Current vs. Input Voltage at V+ = 22 V, PMW Frequency of 1.0 kHz, and Duty Cycle of 90%




Figure 15. Output Voltage and Current vs. Input Voltage at V+ = 24 V, PMW Frequency of 10 kHz, and Duty Cycle of 50%




Figure 16. Output Voltage and Current vs. Input Voltage at V+ = 24 V, PMW Frequency of 10 kHz, and Duty Cycle of 90%




Figure 17. Output Voltage and Current vs. Input Voltage at V+ = 12 V, PMW Frequency of 20 kHz, and Duty Cycle of 50% for a Purely Resistive Load




Figure 18. Output Voltage and Current vs. Input Voltage at V+ = 12 V, PMW Frequency of 20 kHz, and Duty Cycle of 90% for a Purely Resistive Load

# Table 1. Truth Table

The tri-state conditions and the fault status are reset using D1 or  $\overline{D2}$ . The truth table uses the following notations: L = LOW, H = HIGH, X = HIGH or LOW, and Z = High impedance (all output power transistors are switched off).

Device State		Input Conditions				Output States	
	D1	D2	IN1	IN2	FS	OUT1	OUT2
Forward	L	Н	Н	L	Н	Н	L
Reverse	L	Н	L	Н	Н	L	Н
Output FET Body Diode Low	L	Н	L	L	Н	L	L
Output FET Body Diode High	L	Н	Н	Н	Н	Н	Н
Disable 1 (D1)	Н	Х	Х	Х	L	Z	Z
Disable 2 (D2)	Х	L	Х	Х	L	Z	Z
IN1 Disconnected	L	Н	Z	Х	Н	Н	Х
IN2 Disconnected	L	Н	Х	Z	Н	Х	Н
D1 Disconnected	Z	Х	Х	Х	L	Z	Z
D2 Disconnected	Х	Z	Х	Х	L	Z	Z
Undervoltage (Note 27)	Х	Х	Х	Х	L	Z	Z
Overtemperature (Note 28)	Х	Х	Х	Х	L	Z	Z
Short Circuit (Note 28)	Х	Х	Х	Х	L	Z	Z

- 27. In the case of an undervoltage condition, the outputs tri-state and the fault status is SET logic LOW. Upon undervoltage recovery, fault status is reset automatically or automatically cleared and the outputs are restored to their original operating condition.
- 28. When a short circuit or overtemperature condition is detected, the power outputs are tri-state latched-OFF independent of the input signals and the fault status flag is SET logic LOW.

# SYSTEM/APPLICATION INFORMATION

#### INTRODUCTION

Numerous protection and operational features (speed, torque, direction, dynamic braking, and PWM control), in addition to the 5.0 A current capability, make the 33886 a very attractive, cost-effective solution for controlling a broad range of fractional horsepower DC motors. A pair of 33886 devices can be used to control bipolar stepper motors in both directions. In addition, the 33886 can be used to control permanent magnet solenoids in a push-pull variable force fashion using PWM control. The 33886 can also be used to excite transformer primary windings with a switched square wave to produce secondary winding AC currents.

As shown in Figure 1, Simplified Internal Block Diagram, page 2, the 33886 is a fully protected monolithic H-Bridge with Fault Status reporting. For a DC motor to run the input conditions need be as follows: D1 input logic LOW, D2 input logic HIGH, FS flag cleared (logic HIGH), with one IN logic LOW and the other IN logic HIGH to define output polarity. The 33886 can execute dynamic braking by simultaneously turning on either both high-side MOSFETs or both low-side MOSFETs in the output H-Bridge; e.g., IN1 and IN2 logic HIGH or IN1 and IN2 logic LOW.

The 33886 outputs are capable of providing a continuous DC load current of 5.0 A from a 40 V V+ source. An internal charge pump supports PWM frequencies up to 10 kHz. An external pull-up resistor is required for the open drain  $\overline{\text{FS}}$  terminal for fault status reporting.

Two independent inputs (IN1 and IN2) provide control of the  $\underline{two}$  totem-pole half-bridge outputs. Two disable inputs (D1 and  $\overline{D2}$ ) are for forcing the H-Bridge outputs to a high impedance state (all H-Bridge switches OFF).

The 33886 has undervoltage shutdown with automatic recovery, active current limiting, output short-circuit latch-OFF, and overtemperature latch-OFF. An undervoltage shutdown, output short circuit latch-OFF, or overtemperature latch-OFF fault condition will cause the outputs to turn OFF (i.e., become high impedance or tri-stated) and the fault output flag to be set LOW. Either of the Disable inputs or V+ must be "toggled" to clear the fault flag.

The short circuit/overtemperature shutdown scheme is unique and best described as using a junction temperature-dependent active current "fold back" protection scheme. When a short circuit condition is experienced, the current limited output is "ramped down" as the junction temperature increases above 160°C, until at 175°C the current has decreased to about 2.5 A. Above 175°C, overtemperature shutdown (latch-OFF) occurs. This feature allows the device to remain in operation for a longer time with unexpected loads, while still retaining adequate protection for both the device and the load.

# **FUNCTIONAL TERMINAL DESCRIPTION**

# **PGND** and **AGND**

Power and analog ground terminals. The power and analog ground terminals should be connected together with a very low impedance connection.

## V+

V+ terminals are the power supply inputs to the device. All V+ terminals must be connected together on the printed circuit board with as short as possible traces offering as low impedance as possible between terminals.

V+ terminals have an undervoltage threshold. If the supply voltage drops below a V+ undervoltage threshold, the output power stage switches to a tri-state condition and the fault status flag is SET and the Fault Status terminal voltage switched to a logic LOW. When the supply voltage returns to a level that is above the threshold, the power stage automatically resumes normal operation according to the established condition of the input terminals and the fault status flag is automatically reset logic HIGH.

# Fault Status (FS)

This terminal is the device fault status output. This output is an active LOW open drain structure requiring a pull-up resistor to 5.0 V. Refer to Table 1, Truth Table, page 14.

# IN1, IN2, D1, and D2

These terminals are input control terminals used to control the outputs. These terminals are 5.0 V CMOS-compatible inputs with hysteresis. The IN1 and IN2 independently control OUT1 and OUT2, respectively. D1 and  $\overline{\text{D2}}$  are complimentary inputs used to tri-state disable the H-Bridge outputs.

When either D1 or  $\overline{D2}$  is SET (D1 = logic HIGH or  $\overline{D2}$  = logic LOW) in the disable state, outputs OUT1 and OUT2 are both tristate disabled; however, the rest of the device circuitry is fully operational and the supply  $I_{Q(standby)}$  current is reduced to a few milliamperes. Refer to <u>Table 1, Truth Table</u>, and <u>STATIC</u> <u>ELECTRICAL CHARACTERISTICS</u> table, page 5.

## **OUT1 and OUT2**

These terminals are the outputs of the H-Bridge with integrated output FET body diodes. The bridge output is controlled using the IN1, IN2, D1, and  $\overline{D2}$  inputs. The outputs have active current limiting above 6.5 A. The outputs also have thermal shutdown (tri-state latch-OFF) with hysteresis as well as short circuit latch-OFF protection.

A disable timer (time  $t_b$ ) incorporated to detect currents that are higher than active current limit is activated at each output activation to facilitate detecting hard output short conditions (see Figure 7, page 9).

# CCP

Charge pump output terminal. A filter capacitor (up to 33 nF) can be connected from the  $C_{CP}$  terminal and PGND. The device can operate without the external capacitor, although the  $C_{CP}$  capacitor helps to reduce noise and allows the device to perform at maximum speed, timing, and PWM frequency.

#### PERFORMANCE FEATURES

# **Short Circuit Protection**

If an output short circuit condition is detected, the power outputs tri-state (latch-OFF) independent of the input (IN1 and IN2) states, and the fault status output flag is SET logic LOW. If the D1 input changes from logic HIGH to logic LOW, or if the  $\overline{D2}$  input changes from logic LOW to logic HIGH, the output bridge will become operational again and the fault status flag will be reset (cleared) to a logic HIGH state.

The output stage will always switch into the mode defined by the input terminals (IN1, IN2, D1, and  $\overline{D2}$ ), provided the device junction temperature is within the specified operating temperature.

# **Active Current Limiting**

The maximum current flow under normal operating conditions is internally limited to  $I_{LIM}$  (5.2 A to 7.8 A). When the maximum current value is reached, the output stages are tristated for a fixed time ( $t_a$ ) of 20  $\mu$ s typical. Depending on the time constant associated with the load characteristics, the current decreases during the tri-state duration until the next output ON cycle occurs (see <u>Figures 7</u> and <u>13</u>, page 9 and page 12, respectively).

The current limiting threshold value is dependent upon the device junction temperature. When -40°C <  $\rm T_J < 160^{\circ}C$ ,  $\rm I_{LIM}$  is between 5.2 A and 7.8 A. When  $\rm T_J$  exceeds 160°C, the  $\rm I_{LIM}$  current decreases linearly down to 2.5 A typical at 175°C. Above 175°C the device overtemperature circuit detects  $\rm T_{LIM}$  and overtemperature shutdown occurs (see Figure 5, page 8). This feature allows the device to remain operational for a longer time but at a regressing output performance level at junction temperatures above 160°C.

## Overtemperature Shutdown and Hysteresis

If an overtemperature condition occurs, the power outputs are tri-state (latched-OFF) independent of the input signals and the fault status flag is SET logic LOW.

To reset from this condition, D1 must change from logic HIGH to logic LOW, or  $\overline{D2}$  must change from logic LOW to logic HIGH. When reset, the output stage switches ON again, provided that the junction temperature is now below the overtemperature threshold limit minus the hysteresis.

**Note** Resetting from the fault condition will clear the fault status flag.


## Main Differences Compared to MC33186DH1

- COD terminal has been removed. Terminal 8 is now a Do Not Connect (DNC) terminal.
- Terminal 20 is no longer connected in the 20 HSOP package. It is now a DNC terminal.
- $R_{DS(ON)}$  max at  $T_J$  = 150°C is now 225 m $\Omega$  per each output transistor.
- Maximum temperature operation is now 160°C, as minimum thermal shutdown temperature has increased.
- Current regulation limiting foldback is implemented above 160°C T<sub>.j</sub>.
- Thermal resistance junction to case has been increased from ~2.0°C/W to ~5.0°C/W.

# **PACKAGE INFORMATION**

The 33886 is designed for enhanced thermal performance. The significant feature of this device is the exposed copper pad on which the power die is soldered. This pad is soldered on a PCB to provide heat flow to ambient and also to provide thermal capacitance. The more copper area on the PCB, the better the power dissipation and transient behavior will be.

**Example** Characterization on a double-sided PCB: bottom side area of copper is 7.8 cm<sup>2</sup>; top surface is 2.7 cm<sup>2</sup> (see Figure 19); grid array of 24 vias 0.3 mm in diameter.






Figure 19. PCB Test Layout

<u>Figure 20</u> shows the thermal response with the device soldered on to the test PCB described in <u>Figure 19</u>.




Figure 20. 33886 Thermal Response

# **APPLICATIONS**

A typical application schematic is shown in <u>Figure 21</u>. For precision high-current applications in harsh, noisy

environments, the V+ by-pass capacitor may need to be substantially larger.





Figure 21. 33886 Typical Application Schematic

# **PACKAGE DIMENSIONS**



Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective owners.

© Motorola, Inc. 2003

#### **HOW TO REACH US:**

**USA/EUROPE/LOCATIONS NOT LISTED:** Motorola Literature Distribution P.O. Box 5405, Denver, Colorado 80217 1-800-521-6274 or 480-768-2130

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center 3-20-1 Minami-Azabu. Minato-ku, Tokyo 106-8573, Japan 81-3-3440-3569

**ASIA/PACIFIC:** Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

HOME PAGE: http://motorola.com/semiconductors

