OKI semiconductor

MSM6949

ANALOG FRONT END LS

GENERAL DESCRIPTION

The MSM6949 is an analog front end LSI which is fabricated by OKI's low power consumption CMOS silicon gate technology. The MSM6949 is used to implement an analog front end function required in the modem set based on CCITT V. 26, V. 27 and V. 29 recommendations.

The MSM6949 performs all basic analog signal processing functions such as transmit and receive filters, selectable amplitude equalizers, transmit signal level attenuator, fast carrier detector, AD and DA converter with 8-bit parallel input/output.

In addition to it, the MSM6949 performs analog loop test, the detection of call progress tones, 75 bps backward channel transmitter and automatic gain control (AGC). AGC circuit is digitally controlled by the digital signal processor which performs the demodulating function.


By utilizing the MSM6949 together with OKI's digital signal processors, a cost effective modem can be designed easily.

FEATURES


- Performs all analog signal processing functions required for CCITT V. 26, V. 27 and V. 29.
- 75 bps backward channel FSK transmitter.
- Interfaces to digital signal processors with receive and transmit parallel data bus.
- Call progress tone monitoring.
- An chip AGC circuit controlled by external digital signals, over the received signal level range of 51 dB with 0.2 dB step.
- Analog loop test: A transmitting analog signal can be looped back as a receive analog signal within the chip.


- A set of carrier detection circuits, the on/off levels of which, are fixed at each of the compromised values within the chip, and also can be adjusted by external resistors.
- Two CD circuits are useful for Fall-Back operation and so forth.
- 3.456 MHz external clock for operation.
- On-chip voltage reference.
- Few external components required.
- Supply voltage, ±5V.
- Low power dissipation: 140 mW typical.
- Power stand by mode available.
- 64 pin mini-size DIP. . . . MSM6949SS 68 pin PLCC. MSM6949JS 64 pin FLAT MSM6949GS-V1K

BLOCK DIAGRAM



PIN CONFIGURATION (Top View)





PIN ASSIGNMENTS (SS ... 64 pin mini-size DIP, JS ... 68 pin PLCC, GS ... 64 pin FLAT)

S: N	Pi	in No	o .	Function					
Pin Name	SS	JS	GS						
BRS	1	2	59	Request to Send for backward channel (V.23)					
BTD	2	3	60	Transmit Data for backward channel (V.23)					
TRSW	3	4	61	Control signal for connection of DA input bus					
RDL	4	5	62	Latch clock for RD to input to DA within chip					
WRT	5	6	63	Control signal for writing TD to DA					
TD8	6	7	64		MSB				
TD7	7	8	1						
TD6	8	9	2						
TD5	9	10	3	Transmit signal digital data bus input to DA					
TD4	10	11	4	Transmit signal digital data bus input to DA					
TD3	11	12	5						
TD2	12	13	6						
TD1	13	14	7	LS					
MCK	14	15	8	Master clock input 3,456 MHz					
VDD2	15	16	9	+5V power supply	_				
RD8	17	19	10		MSB				
RD7	18	20	11						
RD6	19	21	12						
RD5	20	22	13	Receive signal digital data bus output from AD (3-state I/O)					
RD4	21	23	14	10 3000 17 07					
RD3	22	24	15		_				
RD2	23	25	16						
RD1	24	26	17		LSB				
RDB	25	27	18	Additional digit for RD bit shifting					
RDA	26	28	19	(3-state output)					
ST	27	29	20	Control signal for starting of AD conversion					
READ	28	30	21	Control signal for reading RD from AD					
AGCW	29	31	22	Writing clock for setting data to AGC circuit					
CSW	30	32	23	RD bit shifting enable					
LD1	31	33	24	100					
LD2	32	34	25						
CD1	33	35	26	6 Carrier detect for QAM/PSK signal					
CD2	34	36	27	Carrier detect for FSK signal (T.30)					

Dis None	Р	in N	0.		
Pin Name	SS	JS	GS	Function	
BWC1	35	37	28		
BWC2	36	38	29	Receive filter bandwidth select	
EQR1	37	39	30	Fixed compromise cable amplitude equalization select	
EQR2	38	40	31	for receiving	
DG	39	41	32	Digital ground (0V)	
AG	40	42	33	Analog ground (0V)	
VSS	41	43	34	-5V power supply	
AGCC	42	44	35	External capacitor terminal for AGC circuit	
AGCO	43	45	36	AGC circuit output	
AGCI	44	47	37	AGC circuit input connected for RFO through external capacitor	
RFO	45	48	38	Receive filter output connected to AGCI through externa capacitor	
CD1L	46	49	40	Coming detection to the CD4	
CD1H	47	50	41	Carrier detect level select for CD1	
CD2L	48	51	42	Carrier detect level select for CD2	
CD2H	49	52	43	Carrier detect level select for CD2	
VR1	50	53	44	On this reference walters adjust using external actions	
VR2	51	54	45	On-chip reference voltage adjust using external resistors	
AIN	52	56	46	Receive analog signal input	
AOUT	54	57	47	Transmit analog signal output	
XIN	55	59	48	External analog signal input	
BOUT	56	60	49	75 bps FSK transmit signal output	
PWDN	57	61	51	Power down mode select	
LT	58	62	52	Analog loop test	
EQT1	59	63	53	Fixed compromise cable amplitude equalization select for	
EQT2	60	64	54	transmitting	
ATT1	61	65	55		
ATT2	2 62 66 56 8 steps attenuator select for transmit signal level		8 steps attenuator select for transmit signal level		
ATT3	63	67	57		
VDD1	64	68	58	+5V power supply	

ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Condition	Ratings	Unit
Power supply	V _{DD}		-0.3 ∼ +7	
voltage	V _{SS}	T _a = 25°C	-7 ~ +0.3	
Analog input voltage	VIA	With respect to AG or DG	V _{SS} -0.3 ∼ V _{DD} +0.3	· v
Digital input voltage	VID		-0.3 ~ V _{DD} +0.3	
Operating temperature	T _{OP}	-	-40 ~ 85	°c
Storage temperature	TSTG	-	-55 ~ 150	

2. Recommended Operating Conditions

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	V _{DD}	With respect to	4.75	5.00	5.25	
Power Supply Voltage	V _{SS}	AG or DG	-5.25	-5.00	-4.75	٧
-	AG, DG	-	_	0	_	
Operating Temperature	ТОР	-	0	_	70	°C
R1	_	Transformer impedance (Hybrid)	_	600	_	
R2	_	•	_	600	_	$\boldsymbol{\sigma}$
R3		$\frac{600\Omega}{600\Omega}$: 600 Ω	_	300	_	
R4	-			51	_	
R5	_			. 51	_	
R6	_		_	51	-	k O
R7	_		_	51	_	kΩ
R8	_		10	33	_	
R9	_		_	36	_	
C1			_	2.2	-	
C2	_		_	1	_	
C3	_		-	0.1	_	_
C4	_	_		0.1	-	μF
C5, C7, C9	_		_	10 .	_	
C6, C8	_			1	-	
R10 ~ R17	-	_	_	10	_	kΩ
Reference Voltage	VREF	Ajusted by External Resistors	_	+2.50	_	V
Master Clock Frequency	fMCK		3.4557	3.456	3.4563	MHz
MCK Duty Cycle	DMCK	50% to 50%	30	50	70	%
Digital Input Rise Time	t _r	RDL, WRT, MCK, ST, READ, AGCW	0	-	50	ns
Digital Input Fall Time	tf	See Figure 1	0	_	50	ns
ST Period	tps		51	_	143	μs
ST Width	t _{ws}	See Figure 2, 3	0.4	_	tpg-0.4	μs
READ Width	twre		0.3	-	-	μs

♦ MODEM· MSM6949 ♦-

Parameter	Symbol	Symbol Condition Min		Тур	Max	Unit
ST → READ Timing	tSR		51	_	tps+50	μs
ST → AGCW Timing	^t SA		5	_	tpS-10	μs
AGCW Width	twA	See Figure 2, 3	0.3	_	tpg-0.3	μs
WRT Period	tpW	N		_	143	μs
WRT Width	tww		0.4	_	tpw-0.4	μs
RDL Period	^t PRD		20		143	μs
RDL Width	twRD	See Figure 3	0.3	_	tPRD-0.3	μs
RDL → WRT Timing	tRDW		0	_	tPRD-0.6	μs
Allowable XIN Input DC Offset Voltage	Vosxin	_	-100	_	+100	mV
Allowable AIN Input DC Offset Voltage	VOSAIN	_	-100	_	+100	mV

Refer to Figure 16.

3. Power Dissipation

$(V_{DD} = +5V \pm 5\%, V_{DD} = +5V \pm 5\%)$	Vec = -5V ±5%.	$T_a = 0 \sim 70^{\circ} \text{C}$
--	----------------	------------------------------------

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Power-Down Current	DDS	PDWN = 1	. –	0.2	0.5	mA
Ower-Down Current	Isss	TOWN - I	_	0.2	0.5	mA
Active Current	IDD	PDWN = 0	_	14	25	mA
Active Current	Iss	F DANIA O	_	13	25	mA

NOTE) IDD means both of IDD1 and IDD2.

4. Digital Interface

 $(V_{DD} = +5V \pm 5\%, V_{SS} = -5V \pm 5\%, T_a = 0 \sim 70^{\circ}C)$

					_	
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Input Low Voltage	VIL	_	0	-	0.6	V
Input High Voltage	VIH	_	2.2	-	V _{DD}	٧
Output Low Voltage	VOL	I _{OL} = 0.4 mA	0	-	0.4	٧
Output High Voltage	Voн	I _{OH} = 20 μA	2.4	_	V _{DD}	٧
Input Low Current	IJL	$DG \le V_{IN} \le V_{IL}$	-10	_	10	μA
Input High Current	ЧН	$v_{IH} \le v_{IN} \le v_{DD}$	-10	-	10	μА
TD Data Set-up Time	tSTD		200	_	_	ns
TD Data Hold Time	tHTD	See Figure 2, 3	100	_		ns
AGC Data Set-up Time	tSAG	See Figure 2, S	100	_	-	ns
AGC Data Hold Time	tHAG		100	1	_	ns
RD Data Set-up Time	tSRD	See Figure 3	200	-	-	ns
RD Data Hold Time	tHRD	See Figure 3	100	_	-	ns
AD Data	t _{D1}	See Figure 2, 3	_	_	300	ns
Output Delay Time	t _{D2}	000 i igui e 2, 0	_	_	300	ns

5. Analog Interface

$(V_{DD} = +5V)$	′ ±5%, V _{SS} = -5V	$\pm 5\%$, $T_a = 0 \sim 70^{\circ}C$
------------------	------------------------------	--

	Parameter	Symbol	Condition	Min	Тур	Max	Unit
--	-----------	--------	-----------	-----	-----	-----	------

Reference Voltage

Reference Voltage	VR	Without adjustment R _s = ∞	+1.02	+1.20	+1.38	V
-------------------	----	--	-------	-------	-------	---

Backward Channel Transmit Signal Output (BOUT), External Signal Input (XIN)

Output Res	sistance	R _{OB}		_	_	10	20	Ω
Load Resistance		R _{BOUT}		-	10	_	_	kΩ
Load Capacitance		СВОИТ	воит	_	_	_	100	PF
DC Offset Voltage		Vosa		_	-200		+200	mV
Output Carrier Level		∨ _{BOUT}		$R_{BOUT} \ge 10 \text{ k}\Omega$ VREF = +2.50 V	1.74 -2	2.19 0	2.76 2	Vpp dBm
BWC Transmit Signal Level Ratio		LRBWC	_	V _{AOUT} (450 Hz) V _{AOUT} (390 Hz)	-1	0	1	dB
BWC Transmit	Mark ''1''	fовм	BTD = 1		389	390	391	Hz
Carrier Frequency	Space "0"	fons		BTD = 0	449	450	451	, Hz
Input Resistance		RXIN	VIN.	_	25	50	_	kΩ
Input Signal Level		VXIN	XIN	_	_	_	4.38 +6	Vpp dBm

NOTE) 0 dBm = 0.775 Vrms = 2.19 Vpp

Transmit Analog Signal Ouput (AOUT)

Output Re	esistance	ROT		_		_	10	20	Ω
Load Resi	stance	RAOUT		_		10	_	_	kΩ
Load Capa	acitance	CAOUT					100	PF	
DC Offset	Voltage	Vost	XII	N = AG		-200	_	+200	mV
Transmit Level (Single Tone)	Forward* Channel	VAOUT	EQT1 = 1 EQT2 = 1 ATT1 = 1 ATT2 = 1 ATT3 = 1 VREF = +2.50	f _{IN}	1.8 kHz Full scale	4.03 +5.3	5.08 +7.3	6.39 +9.3	Vpp dBm
Idle Chani	nel Noise	NIDLT	Using a $0.3\sim3.4~\mathrm{kHz}$ flat weighted filter		_	-80	_	dBm	
Total Hari Distortion		T _{HDT}		-	65 -50		dB		

* Transmit data (TD1~TD8) determine this level essentially. If the DA converter sends a single sine wave signal of which amplitude is ±2.5 Vop (Full scale of DA converter, equivalent +7 dBm) to the transmit filter, the transmit signal level at AOUT becomes +7.3 dBm (5.08 Vpp). But, generally in PSK or QAM modulation, maximum peak factor of about 3 dB or 7 dB should be considered in the design. Therefore, for instance, the transmit signal in the QAM forward channel is designed to be 0 dBm. This value shows one example of designs.

Parameter	Symbol		Condition	Min	Тур	Max	Unit
Receive Analog Sign	al Input (A	.IN)					
Input Resistance	RAIN		-	100	_	_	kΩ
Receive Signal		Single	Tone	4.36		400=	
Level Range (Single Tone)	VAIN		Allows the peak factor by PSK or QAM modulation.		_	1095 0	mVo-p dBm
Receive Filter Outpu	ıt (RFO)				-		
Output Resistance	ROR			_	10	20	Ω
Load Resistance	RRFO		_	50	_	_	kΩ
Load Capacitance	C _{RFO}			-	_	100	PF
DC Offset Voltage	Vosa		AIN = AG	-200	_	+200	mV
Output Signal Level	V _{RFO}	EQ	R1 = 1, EQR2 = 1 f _{IN} = 1800 Hz	V _{AIN}	VAIN	VAIN +2	dBm
Idle Channel Noise	NIDLR		sing a $0.3\sim3.4~\mathrm{kHz}$ at weighted filter	_	-80	_	dBm
Total Harmonic Distortion	THDR		_	_	-65	-50	dB
AGC Circuit Input (AGCI), Out	tput (A(GCO)	•			-
Input Resistance	RAGCI			50	100	_	kΩ
Allowable Input DC Offset Voltage	Vosagci	AGCI	-	-0.5	_	+0.5	mV
Input Signal Level Range*	VAGCI	_		-45.4	_	+5.6	dBm
Output Resitance	ROA		_	_	10	20	Ω
Load Resistance	RAGCO	V _{AGCO} = -6 dBm		10	-	_	kΩ
Load Capacitance	CAGCO	AGCO	_	_	_	100	PF

Controlled by

Demodulator

Vosa

VAGCO

DC Offset Voltage

Output Signal Level*

m۷

dBm

+50

-6

~50

^{*}When VAGCI is within this range, the signal level output from AGC circuit should be about -6 dBm with digitally controlling by the demodulating DSP.

6. Attenuator, Amplitude Equalizers and Filters Characteristics

 $(V_{DD} = +5V \pm 5\%, V_{SS} = -5V \pm 5\%, T_a = 0 \sim 70^{\circ}C)$

Parameter	Symbol	Conditi	on	Min	Тур	Max	Unit
Attenuator							
Attenuation Accuracy (0 ~ 14 dB, 2 dB step)	ATT	To the Designe	ed Values	-1	0	+1	d₿
Amplitude Equalizer (Transmit a	nd Receive Paths))				
			600 Hz	-1	0	+1	
	EQ0	EQT(R)1 = 1	1200 Hz	-0.5	0	+0.5	}
	/Through	EOT(D)2 = 1					4

				600 Hz	-1	0	+1	
	EQ0	EQT(R)1 = 1		1200 Hz	-0.5	0	+0.5	
	(Through)	EQT(R)2 = 1		2400 Hz	-0.5	0	+0.5	
				3000 Hz	-1	0	+1	
		EQT(R)1 = 1		600 Hz	-2.4	-1.4	-0.4	
	EQ1			1200 Hz	-1.2	-0.7	-0.2	Ī
Frequency Characteristics	(I)	EQT(R)2 = 0		2400 Hz	+0.2	+0.7	+1.2	
(Relative gain to				3000 Hz	+0.1	+1.1	+2.1	٦,
the gain at 1800 Hz			fIN	600 Hz	-4.8	-3.3	-1.8	₫B
	EQ2	EQT(R)1 = 0	1	1200 Hz	-2.8	-1.8	-0.8	
	(II) EQT(R)2 = 1			2400 Hz	+0.4	+1.4	+2.4	
				3000 Hz	+1.2	+2.7	+4.2	
0.5				600 Hz	-6.8	-5.3	-3.8	
See Figure 4	EQ3	EQT(R)1 = 0		1200 Hz	-3.7	-2.7	-1.7	
	(III)	EQT(R)2 = 0		2400 Hz	+1.0	+2.0	+3.0	
				3000 Hz	+2.3	+3.8	+5.3	
Gain Tolerance	G _{EQ1}	EQT(R)1 = 1 EQT(R)2 = 0			-0.5	0	+0.5	
Relative gain to the gain of EQ0 at 1800 Hz	G _{EQ2}	EQT(R)1 = 0 EQT(R)2 = 1	fIN	1800 Hz	-0.5	0	+0.5	dB
	G _{EQ3}	EQT(R)1 = 0			-0.5	0	+0.5	

NOTE) This spec is applicable for only amplitude equalizers and does not include other filters' frequency characteristics.

Parameter	Symbol		Min	Тур	Max	Unit		
BWC Transmit LPF								
2nd/3rd Harmonics		BTD = 1	2·f _{OBM} 780 Hz	_	-60	-55	dB	
Components Amplitude	Нвис	610-1	3-fовм	1170 Hz	_	-60	-55	dB
(Relative values to the fundamental			2·fOBS	900 Hz	_	-60	-55	dB
\component amplitude/		BTD = 0	3·fOBS	1350 Hz	_	-60	-55	dB

Transmit LPF

Transmit LPF	G	EQT1, 2 = 1 ATT1, 2, 3 = 1	390 Hz 450 Hz	-2	0	+2	dB
Voltage Gain	GTL	V _{XIN} = -10 dBm	1700 Hz 1800 Hz	-0.8	+1.2	+3.2	dB
Frequency — Amplitude Characteristics (Relative gain to G _{TL} at 390 Hz	ATL	EQT1, 2 = 1 ATT1, 2, 3 = 1 f _{IN}	2400 Hz	+0.5	+1.5	+2.5	dB
		V _{XIN} = -10dBm	6000 Hz	_	-26	-23	dB
Group Delay Distortion	DTL	EQT1, 2 = 1 1100 Hz ≤ f _{IN} ≤ 230	0 Hz	_	_	120	μs

Receive BPF

Receive BPF Voltage Gain	GRB	EQR1, 2 = 1 VAIN = 0 dBm f _{IN} = 1700 Hz	-2	0	+2	dВ		
Frequency - Amplitude		EQR1, 2 = 1 V _{AIN} = 0 dBm		150 Hz	-	-14	-11	dB
Characteristic	ARB			300 Hz	-4.2	-ż.2	-0.2	dB
(Relative gain to)			fIN	3000 Hz	+3	+4	+6	dB
•				6000 Hz	_	-19	-16	dB
Group Delay Distortion	D _{RB}	EQR1, 2 = 1 1100 Hz \le fin \le) Hz	_	_	100	μs	

Parameter	Symbol	Condi	tion		Min	Тур	Max	Unit
Receive HPF								
Receive HPF Voltage Gain *1	EQR1, 2 = 1 V _{AIN} = 0 dBm f _{IN} = 620 Hz	-		-2	o	+2	dB	
Frequency - Amplitude		EQR1, 2 = 1		390 Hz	_	-77	-65	dB
Characteristics / Relative gain to \	ARH		fIN	450 Hz	1	-71	-65	dB
(GRH *1		V _{AIN} = 0 dBm		500 Hz	-	-40	-36	dВ
Group Delay Distortion *1	D _{RH}	EQR1, 2 = 1 1100 Hz \leq f _{IN} \leq 2300 Hz		_	_	750	μς	

^{*1:} Includes Receive BPF's characteristics.

Receive LPF (for Call Progress Tone Detection)

Receive LPF Voltage Gain	G _{RL}	EQR1, 2 = 1 VAIN = 0 dBm f _{IN} = 400 Hz			-4	-2	0	dB
Frequency - Amplitude		EQR1, 2		150 Hz	_	-14	-11	dB
Characteristics / Relative gain to \	ARL	= 1 VAIN = 0 dBm	fin	350 Hz	-2.5	-1.5	-0.5	dB
(G _{RL}) *1				910 Hz	_	-56	-53	dB

^{*1:} Includes Receive BPF's characteristics.

NOTE) Each Spec, is measured according to the following table.

Circuits	Signal Input	Signal Output	BWC1	BWC2	ATT 1,2,3	EQT 1,2	EQR 1,2	Measured Block	Reference Figure
Attenuator	XIN	AOUT	_	_	000	1	_	ATT + T·LPF	5
Transmit Amplitude Equalizer	XIN	AOUT	_	_	1	00 ≀ 11	_	AEQL + T·LPF	4, 5
BWC Transmit LPF	BOUT →XIN	AOUT	1	1	1	1	_	BWC·LPF + T·LPF	5, 6
Transmit LPF	XIN	AOUT	_	_	1	1	_	T·LPF	5
Receive Amplitude Equalizer	AIN	RFO	1	1	_	_	00	AEQL	4
Receive BPF	AIN	RFO	0	0		_	1	R·BPF	7
Receive HPF	AIN	RFO	0	1	_	-	1	R·HPF + R·BPF	7,8
Receive LPF	AIN	RFO	1	0	_	_	1	R.LPF + R.BPF	6, 7

Table 1

7. DA, AD Converter and AGC Circuit

 $(V_{DD} = +5V \pm 5\%, V_{SS} = -5V \pm 5\%, T_a = 0 \sim 70^{\circ}C)$

Parameter	Symbol	Condition	Min	Тур	Max	Unit

Transmit Digital to Analog Converter

Bits of F	Resolution	BREST		_	_	8	-	bit
DA Con Reference	version ce Voltage	VREF		-	+2.50	_	٧	
Plus Fu Scale	Plus Full Scale	PFVDA	VRFF =	TD8 ~ TD1: 01111111		+2.367	+2.42	V
Scale*	Minus Full Scale	NFVDA	+ 2.50 V	TD8 ~ TD1: 10000000	-2.44	-2.386	-2.33	٧
Linearit	earity* N _{LDA} –		_		0.5	1.0	%	

^{*} This specification is defined as the voltage at the A_{OUT} terminal, but does not include the DC offset voltage at the terminal.

Receive Analog to Digital Converter

Bits of F	Bits of Resolution		-	_	8	-	bit
AD Conversion Reference Voltage		VREF	_	_	+2.50	_	٧
Full	Plus Full PFVAD -		V _{REF} = + 2.50 V	+2.42	+2.48	+2.54	٧
Scale *	Minus Full Scale	NFV _{AD}	 Equivalent values to the input voltage of AD converter 	-2.56	-2.50	-2.44	٧
Linearit	y*	NLAD	_	_	0.5	1.0	%
Output DC Offset*		VOSAD	Includes the AGC circuit	-3	_	+3	LSB

^{*} This specification does not include the DC offset voltage at the input of the AD converter (AGCO).

AGC Circuit

Gain Control Bits of Resolution	BRESA	_	_	8.	_	bit
Dynamic Range	DYAGC		_	51	_	dB
Gain Setting Minimum Step	G _{STP}	_	_	0.2	_	dB
Gain Setting Accuracy	GE	-	-0.4	0	+0.4	dB
Total Harmonic Distortion	THDAGC	_	_	_	-50	dB
Signal to Noise Ratio	SNAGC	Set Gain = Maximum Signal/Noise at AGCO	50	_	_	dB

8. Timing Characteristics

 $(V_{DD} = +5V \pm 5\%, V_{SS} = -5V \pm 5\%, T_a = 0 \sim 70^{\circ}C)$

Parameter	Symbol	Condition	Min	Тур	Max	Unit
	<u> </u>					

Carrier Detect and Level Comparator for AGC Circuit

		<u> </u>							
	OFF→ON	TCDON1			VAIN = 0 dBm		2.1	_	ms
	ON →OFF	TCDOFF1		CD1L = 0	f _{IN} = 1700 Hz	_	9,6	_	ms
	OFF→ON	TCDON2		BWC1	V _{AIN} = -36 dBm	_	2.7		ms
	ON →OFF	T _{CDOFF2}		= 0	f _{IN} = 1700 Hz	_	6.7	_	ms
	OFF → ON	T _{CDON3}			VAIN = 0 dBm	-	1.8	_	ms
CD1	ON →OFF	TCDOFF3	CD1H	CD1L = 1	f _{1N} = 1800 Hz	-	9.0	_	ms
See Figure 9-1	OFF → ON	TCDON4	= V _{SS}	BWC1	V _{AIN} = -39 dBm	_	2.6	_	ms
-	ON →OFF	TCDOFF4	:	= 0	f _{IN} = 1800 Hz	_	5.4	_	ms
	OFF→ON	TCDON5			VAIN = 0 dBm	_	1.7	_	ms
	ON →OFF	TCDOFF5		BWC1 = 1	f _{IN} = 400 Hz	_	20.0	_	ms
	OFF→ON	TCDON6		BWC2 = 0	V _{AIN} = -40 dBm	-	4.5		ms
	ON →OFF	TCDOFF6			f _{IN} = 400 Hz	_	5.0	_	ms
	OFF→ON	TCDON7			VAIN = 0 dBm		1.2		ms
CD2 See	ON →OFF	TCDOFF7	CD	2H	f _{IN} = 1650 Hz	_	10	_	ms
Figure 9-1	OFF → ON	TCDON8	= \	'ss	VAIN = -40 dBm	_	2.0	_	ms
	ON →OFF	TCDOFF8			f _{IN} = 1650 Hz	_	6.0	_	ms
LD1	OFF→ON	TLD10N		·		_	*	_	ms
Figure 9-2	ON →OFF	TLD10FF				_	*	_	ms
LD2 See	OFF→ON	T _{LD20N}				_	*	_	ms
Figure 9-2	ON →OFF	T _{LD20FF}				_	*	_	ms

*TBD

Power Down Control Timing

Power ON Time	T _{PWON}	PWDN: 1 → 0 See Figure 10	_	_	200	ms
Power Down Time	TPWOFF	PWDN: 0 → 1 See Figure 10	-	_	10	ms

9. Transmission Performance

$(V_{DD} = +5V \pm 5\%, V_{SS} = -$	$\cdot 5V \pm 5\%$, $T_a = 0 \sim 70^{\circ}C$
-------------------------------------	---

Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Transmitter							
Out-of-Band Energy		EQT1, 2 = 1	4 ~ 8 kHz	_	_	-20	dB
Referred to Carrier	Еот	V _{AOUT} = -10 dBm	8 ~ 12 kHz	_	_	-40	dB
Level		See Figure 11	12 kHz ~	1		-60	dB


Receiver


Dynamic Range	DYR		As a single to	ne		-48	_	0	dBm/ 600Ω
	THCDON1		CD1L = 0 BWC1 = 0		NO	_	-39.2	-	dBm
Carrier Detect Threshold* ³	THCDOFF1		f _{1N} =1700 Hz	CD1	OFF	_	-49.3	_	dBm
	TH _{CDON2}	CD1H	CD1L = 1		ON	_	-41.8	_	dBm
	THCDOFF2	≈ V _{SS}	BWC1 = 0 f _{IN} = 1800 Hz	CD1	OFF	_	-46.8	_	dBm
	THCDON/ OFF3		BWC1 = 1 BWC2 = 0 f _{IN} = 400 Hz	CD1	ON/ OFF	+	-4 5*¹	_	dBm
	THCDON4		= V _{SS}	CD2	ON	-	-45	_	dBm
	TH _{CDOFF4}	f _{IN} =	1650 Hz	CD2	OFF	_	-50	-	dBm
*2 Optional . Carrier	TH _{CDON5}	CD1L	: 0 ~ V _{DD}	CD1	ON	Adjustable		е	dBm
Detect Threshold	THCDOFF5	CD1H:	: 0 ~ V _{DD}	CDT	OFF	Adjustable		е	dBm
by External	THCDON6	CD2L	: 0 ~ V _{DD}	CD2	ON	P	Adjustabl	e	dBm
Potentials	THCDOFF6	CD2H:	0 ~ V _{DD}	CDZ	OFF	Adjustable			dBm


^{*1} This operating mode is used during the call progress tone monitoring and does not provide the hysteresis of the detect ON and OFF level.

^{*2} In this mode, CD1's ON/OFF and CD2's ON/OFF levels are determined by external adjustments. It is impossible to use the optional threshold either for CD1 or CD2.


^{*3} Threshold levels are defined by a single tone input on the AIN terminal. In actual applications, however, input analog signal is not a single tone but a modulated signal by FSK, PSK or QAM. Therefore, the hysteresis values (CD/OFF-CD/ON) become less than the differences of CD/ON and CD/OFF levels shown in the specification table.










NOTE) Figure 2-1 and Figure 2-2 show the timing when transmit data is input to the chip via TD1 through TD8.





NOTE) Figure 3 shows the timing when transmit, receive and AGC data are interfaced via RD1 through RD8 as a common data bus.























PIN DESCRIPTION

Pin Name		in N	0.	Function
	SS	JS	GS	, and an
BRS	1	2	59	The chip contains 75 bps FSK modulator (420 ± 30 Hz) that is useful for some kinds of applications, such as videotex systems.
BTD	2	3	60	BRS controls the modulator to send FSK signal over telephone line through AOUT.
				BRS FSK signal transmit
				Digital 0 Enable
				Digital 1 Disable
				Table 2
				BTD is the transmit data that should be converted to the modulated FSK signal to be sent over telephone line.
				BTD FSK signal frequency
				Digital 0 "Space" 450 Hz
				Digital 1 "Mark" 390 Hz
				Table 3
TRSW	3	4	61	On-chip DA converter can operate according to not only TD, but also RD for its input data. This function is significant in the special application where both RD and TD are given to and taken from the same data bus line. At this case, it is required to put TRSW on digital 1 state for
				connecting the input of DA to RD terminals internally in place of TD terminals.
RDL	4	5	62	A clock pulse should be input to RDL to latch RD on it's positive edge.
				Refer to Figure 12.
				Digital 1 TRSW RDL WRT Transmit/ Receive Data bus ROC Receive Filter
				Figure 12

Pin Name	· P	in N	о.			Fund	ction	.						
riii ivaille	SS	JS	GS											
WRT	5	6	63	the DA converter.	This signal controls to write the data on TD1 \sim TD8 into the DA converter. These data are latched on the positive edge of WRT.									
TD1 \(\sum_{TD8} \)	13 } 6	14 { 7	7 5 1, 64	Transmit signal digita These pins are 8-bit p pins, and the data are positive edge of WRT TD1 is the LSB and	arall load	lel tv ded i	voʻs (com; the E	olem OA c	ent c onve	data i rter (nput on th		
				TD/RD	8	7	6	5	4	3	2	1		
				Plus Full Scale	0	1	1	1	1	1	1	1		
									! ! !					
				Plus 0	0	0	0	0	0	0	0	0		
				Minus 0	1	1	1	1	1	1	1	1		
								,	i !		_			
				Minus Full Scale	1	0	0	0	0	0	0	0	!	
				Table 4 8-	digit	Data	Tab	ole fo	or TE) and	RD			
MCK	14	15	8	A 3.456 MHz clock s This is the time base is divided down with	for t	he o	pera	tion	of M	SM6	949	and	s.	
V _{DD2}	15	16	9	Positive power supple This pin is internally logic circuitry for RI	coni	necte						utput		
RD1	24 5 17	26 5 19	17	These are I/O terminals. When READ is held on digital 0 state, these pins become output terminals and the result of the AD conversion with 8-bit (or 10-bit) parallel two's complement format appears. Refer to Table 4.										
				When READ is held on digital 1 state, these pins become input terminals and the data input to these pins are loaded into the register storing them as the gain setting data for AGC circuit on the positive edge of AGCW.										

Pin Name	P	in N	о.							unc	tion		
	SS	JS	GS						'	unc	LION		
				To i follo	nput owinę	digi g am	tal 1 plitu	to e de p	ach d	digit git fo	of R	ID1 ~ RD8 GC circuit.	means the
				F	Pin		G	ain		Pi	n	Gain	
				R	D1		+0.2	dB		RE)5	+3.2 dB	
					2		+0.4	•			6	+6.4	
					3		+0.8	}			7	+12.8	
					4		+1.6				8	+25.6	
								•	Table	e 5			
				The are a	actu is sho	al va own	lues in Ta	of A able (GC (circu	it's r	elative and a	absolute gain
							R	D		٠		Gain	(dB)
				8	7	6	5	4	3	2	1	Relative	Absolute
				1	0	0	0	0	0	0	0	-25.5	-11.6
				1	0	0	0	0	0	0	1	-25.3	-11.4
								ļ		, — · · ·			
				1	1	1	1	1	1	1	1	-0.1	+13.8
				0	0	0	0	0	0	0	0	+0.1	+14.0
						,	r	1	т				
				0	1	1	1	1	1	1	0	+25.3	+39.2
				0	1	1	1	1	1	1	1	+25.5	+39.4
İ									٦	F able	6		
RDB	25	27	18	wher	ı CS\	N is :	set a	t dig	ital 1	l stat	e. W	end the RD hen CSW is shifted towa	set at digital
RDA	26	28	19	signi and f This	fican MSB proc	t bit appe essin	by 2 ears on g is	2 bits on R usefu	and D6, Il to	l this RD7	mak and	es RDA bed	ome LSB he same data.
ST	27	29	20	on th withi	level for the demodulator. This signal allows the MSM6949 to start the AD conversion on the negative edge of \overline{ST} . The conversion period should be within 51 \sim 143 μ s. The latest AD converted data appear on the RD pins 44 μ s after from the falling edge of \overline{ST} .								

	_			
Pin Name		in N	o.	Function
	SS	JS	GS	
READ	28	30	21	This is a control signal for 3-state output data bus line RD8 \sim RD1, RDA and RDB.
				While this pin is in digital 0 state, the output bus is active and the result of the AD conversion appears on RD8 \sim RD1,
				While this pin is in digital 1 state, the output bus is inactive and RD8 \sim RD1, RDA and RDB become input terminals.
AGCW	29	31	22	This signal controls to load the gain setting data into the register for AGC circuit through RD8 \sim RD1 on the positive edge of AGCW. At this time, READ must be in digital 1 state.
CSW	30	32	23	As mentioned in the description of RDA and RDB, the RD bit length is extended from 8-bits to 10-bits and the position of each digit is shifted by 2-bits toward the less significant digit when CSW is set at digital 1 state.
LD1	31	33	24	These output signals are of comparators which have different threshold levels each other and the inputs are connected to the output of AGC circuitry (AGCO).
LD2	32	34	25	When AGCO shows an extraordinary signal level by the abrupt change in the received signal level, LD1 and LD2 can be a warning signal for the demodulator and the AGC circuit.
				Signal level on AGCO (dBm)
				+2 +1 -14.5 -15.5
				LD1 0 1
				LD2 0 1
				Table 7
				For example, the demodulator should be reset when LD1 indicates the digital 0 state.
				In other case when LD2 indicates the digital 1 state, the AGC circuit should be set at the nominal gain by setting digital 0 to all of RD digits for the quick escape from the abnormal state. Refer to Table 7 and Figure 13.
				+2 dBm -6 dBm -15.5 dBr
				LD2 Figure 13

Pin Name	Pin No.			Function						
1 III IVallie	SS	JS	GS		Function					
CD1	33	35	26	The MSM6949 provides a pair of carrier detect circuitry and each of them has a inherent detect level which is internally fixed.						
CD2	34	36	27	On the other hand, their determined by external of CD2L and CD2H.	carrier detections	t levels ca ig CD1L,	n be CD1H,			
				Usually, CD1 is used for 2400, 4800, 7200 and 9600 bps data transmission, or for call progress tone monitoring. CD2 is used for FSK transmission, such as CCITT T. 30. The state of digital 1 means that the received signal is within the level range to be demodulated.						
				When indicating the digit be ignored as meaningles:	tal 0 state, the	received	data should			
				Refer to the descriptions			2L and CD2H,			
BWC1	35	37	28	These control signals deta according to the applicat Figure 6, 7 and 8.	ermine the red ion's requiren	ceive filte nent. Ref	r bandwidth er to			
BWC2	36	38	29	BWC1 BWC2 Receive Filte	r Composition	Band- width	Application			
				0 0 + O HPF 10 OL	PF O OBPF O O	0.3 ~ 3.4 kHz	No backward channel transmitting			
				0 1 +0-0-HPF-0 0-L	PF 0 BPF 0-0-	0.6 ~ 3.4 kHz	Backward channel transmitting			
				1 0 - O O HPF O O LE	PF 0-0-BPF 0-0-	0.3 ~ 0.65 kHz	Call progress tone monitor- ing			
				1 1 • ония офи	PF 0 BPF 0 0	Through	Special case (External) Filter			
					Table 8	·				
				0.6 kHz 0	.65 kHz <lpf></lpf>		3 3.4 kHz <bpf></bpf>			

Pin Name	Р	in No) .	Function							
	SS	JS	GS								
				When a modem operates without backward channel (BWC) transmiting, receive signal bandwidth should be extended to 0.3 kHz for better transmission data quality. When a modem operates with BWC transmitting, the receive filter must reject the BWC signal which leaks from own BWC transmitter through the hybrid circuit in the 2-wire facilities. As backward channel transmitting signal's components exsist below 0.6 kHz, the received data quality would be deteriorated if HPF to eliminate them is not used. Usually, the frequencies of call progress tones are included in the range from 0.3 kHz to 0.65 kHz. The MSM6949 have the filter for detecting those tones.							
	,										
EQR1	37	39	30	For better transmission data quality, amplitude equalize are provided about MSM6949 in both transmitter and receiver.							
EQR2	QR2 38 40		38	31	EQR1 EQT1	EQR2 EQT2	Equalizing Characteristics				
				0	0	Ш					
				0	1	II					
				1	0	I					
				1	1	Through					
					Tat	ole 9					
				Refer to Figure	e 4.						
DG	39	41	32	Digital ground,	0V.						
AG	40	42	33	Analog ground, OV. When digital and analog circuitry are implemented in the same chip, analog functional performances are easy to be deteriorated by the digital noise. Especially, when the digital noise is asynchronous to the operating timing for analog circuitry, such as switched capacitor filter, AD and DA converter, the chip's performances become serious. The delicate chip is designed carefully so that the influence becomes less, but it is important not to mix the noise to AG as possible and design of PCB should be taken care of.							
V _{SS}	41	43	34	Negative power	r supply, -5V.						

	F	in N	0.						E		_			
Pin Name	SS	JS	GS	Function										
AGCC	42	44	35	An external capacitor of 0.1 μ F should be connected between AGCC and AG. This capacitor is necessary to compensate the DC offset voltage generated in the AGC circuit.										
AGCO	43	45	36	The output of the AGC circuit. This pin is used for the chip test, etc. The gain setting data should be loaded into the chip through RD8 \sim RD1 so that the signal level at AGCO becomes -6 dBm.										
AGCI	44	47	37	AGCI is the input of the AGC circuit and RFO is the receive filter's output. These pins should be mutually										
RFO	45	48	38	connected via an external capacitor of 0.1 μ F. This capacitor is required as an AC-coupling not to transfer the DC offset voltage to the AGC-circuit. The input impedance of AGCI is typically 100 k Ω .										
CD1L	46	49	40	As described in the description of CD1 and CD2, a pair of carrier detect circuits can be used with the internally fixed inherent detect levels.										
CD1H	47	50	41	On the other hand, detect levels can be externally adjusted for various kinds of applications. Internal fixed values and external adjustments are as follows.										
			·	value	55 all	4 CA (ernai	adjus	tmen	ts are	e as f	ollov	vs.	II TIXED
CD2L	48	51	42		T	1	1	Г.	tmen	ts are	e as f	ollov	vs.	
CD2L	48	51	42		T	1	ср2н	Г.	tmen	ts are	e as f	ollov	VS.	Operating MODE
CD2L	48	51	42		T	1	1	Г.	tmen	ts are	off	ollov	VS.	Operating
CD2L	48 49	51 52	42	CD1L	CD1H	CD2L	CD2H	BWC1	tmen	CI ON -39.2	off	ollov	VS.	Operating MODE 7200/9600
		_		CD1L	CD1H VSS	CD2L	CD2H	BWC1	tmen	CI ON -39.2	01 0FF -49.3	Ollov ON	VS.	Operating MODE 7200/9600 bps 2400/4800
		_		CD1L	CD1H VSS VSS	CD2L	CD2H	BWC1	BWC2	CI ON -39.2	01 0FF -49.3	Ollov ON	OFF	Operating MODE 7200/9600 bps 2400/4800 bps Call Progress
		_		0 1	VSS VSS VSS	CD2L	CD2H	BWC1	BWC2	CI ON -39.2 -41.8 -45 -	OFF -49.3 -46.8	C ON -	O2 OFF	Operating MODE 7200/9600 bps 2400/4800 bps Call Progress Tone 300 bps
		_		0 1 +	VSS VSS VSS	CD2L	CD2H	0 0 1	BWC2	CI ON -39.2 -41.8 -45 - Deper	OFF -49,3 -46,8 - Ind on DIL, DIH	C ON -	O2 OFF	Operating MODE 7200/9600 bps 2400/4800 bps Call Progress Tone 300 bps
		_		CD1L 0 1	VSS VSS VSS -	CD2L	CD2H	0 0 1 •	BWC2	CION -39.2 -41.8 -45 - Deper VCD Deper VCD	OFF -49,3 -46,8 - Ind on DIL, DIH	Ollov ON - - -45	O2 OFF	Operating MODE 7200/9600 bps 2400/4800 bps Call Progress Tone 300 bps (T. 30)
		_		CD1L 0 1 >0V >0V	VSS VSS · >0V >0V · 1)	CD2L	CD2H VSS VSS	BWC1 0 0 1 1 1/2 d	BWC2	CTON -39.2 -41.8 -45 - Deper VCD VCD - VCD evel:	e as f OFF -49.3 -46.8 -1 -40.8	C ON	O2 OFF	Operating MODE 7200/9600 bps 2400/4800 bps Call Progress Tone 300 bps (T. 30)

in Name	Pi	in No	o	Function					
HI I I I I I I	SS	JS	GS						
	,			If an external adjustment is required, each of these terminals should be connected to the appropriate potential, which is over OV, and this determines the carrier detect ON/OFF level. Four different kind of potentials determine the level as follows.					
				Terminal Carrier Detect As an aim for external adjustment, it can be forecast that the carrier detect threshold					
				CD1L CD1 OFF level becomes about -40 dBm					
				CD1H CD1 ON when the input potential is plus 2.5 V. The relation					
				CD2L CD2 OFF between the potential and					
				CD2H CD2 ON the level is linear.					
				Table 11					
VR1	50	53	44	The MSM6949 provides the voltage reference which is used for AD and DA conversions, carrier detect, backward channel transmitter, etc.					
VR2	51	54	45	The potential is stabilized to variations of temperature or supply voltages, but tends to be different from chip to chip. Therefore, an external adjustment is necessary. The resistors used to adjust the reference voltage are connected to these pins as follows.					
				the typical value is +2.5V. $V_{REF} \simeq 1.2 \times \frac{R8 + R9}{R8} [V]$					
AIN	52	56	46	This pin is the receive analog signal input.					

Pin Name	P	in N	о.	Function
1 111 1441110	SS	JS	GS	1 3.13.13.1
AOUT	54	57	47	This is the transmit analog signal output pin. The output resistance is about 10 $\!\Omega$ and the load resistance should be more than 10 k $\!\Omega$.
XIN	55	59	48	This is an external analog signal input. Usually, XIN is used as the input for the backward channel transmitter, and frequently for an external DTMF tone. This signal is routed to the transmit filter's input via an adder same as the signal from the DA converter. B.W. Transmitter DA DA DOBM Transmit Filter DTMF
				Figure 15 An external operational amplifier can be omitted when the DTMF tone is not input to XIN, and BOUT is connected to XIN directly.
BOUT	56	60	49	This is an output terminal of the backward channel transmitter. Refer to the description for XIN. The signal level is about 0 dBm. While call progress tone monitoring is proceeding, BOUT is internally connected to AG, because LPF is used in the receiver side.
PWDN	57	61	51	When digital 1 is input to PWDN, whole functions in the MSM6949 are disabled and the MSM6949 goes into the power standby mode. At this time, AOUT and RFO become high impedance state.
LT ·	58	62	52	LT is used to provide the signal path for the local analog loop (AC) test function. When digital 1 is input to LT, the transmit analog signal is routed to the input of the receive filter and AOUT is connected to AG internally.

♦ MODEM·MSM6949 ♦

Pin Name	Р	in No	o.]	Function						
	SS	JS	GS							
EQT1	59	63	53	Refer to the description of EQR1 and EQR2.						
EQT2	60	64	54							
ATT1	61	65	55	The MSN	16949 pr	ovides atte	nuator for transmit signal.			
ATT3	тз 63 67		57	ATT1	ATT2	ATT3	Signal Level Loss (dB)			
				0	0	0	14			
				0	0	1	12			
				0	1	0	10			
				0	1	1	8			
				1	0	0	6			
				1	0	1	4			
				1	. 1	0	2			
				1	1	1	0			
						Ta	ble 12			
V_{DD_1}	64	68	58	Positive power supply, +5V.						

CIRCUIT WIRING ILLUSTRATION

