

OKI Semiconductor

MSM51C464A

65,536-Word × 4-Bit DYNAMIC RAM

DESCRIPTION

The MSM51C464A is a new generation dynamic RAM organized as 65,536-word × 4-bit. The technology used to fabricate the MSM51C464A is OKI's CMOS silicon gate process technology. The device operates at a single 5V power supply. Its I/O Pins are TTL compatible.


FEATURES

- Silicon gate, triple polysilicon CMOS, 1-transistor memory cell
- 65,536-word × 4-bit organization
- Single 5V power supply, ±10% tolerance
- Input: TTL compatible
- Output: TTL compatible, tristate
- Refresh: 256 cycles/4ms
- Fast page mode, read modify write capability
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, Hidden refresh, $\overline{\text{RAS}}$ -only refresh capability
- Package :
 - 18-Pin 300mil Plastic DIP (DIP18-P-300)
 - 18-Pin 290mil Plastic QFJ (QFJ18-P-R290 JEDEC AB Type)
 - 20-Pin 400mil Plastic ZIP (ZIP20-P-400)

PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time (Min.)	Power Dissipation	
	t _{RAC}	t _{AA}	t _{CAC}	t _{OEA}		Operating (Max.)	Standby (Max.)
MSM51C464A-70	70ns	35ns	20ns	20ns	140ns	357.5mW	11mW
MSM51C464A-80	80ns	40ns	20ns	20ns	160ns	302.5mW	
MSM51C464A-10	100ns	50ns	25ns	25ns	190ns	247.5mW	

FUNCTIONAL BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS**Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V_{SS}	V_I	-1.0 to 7.0	V
Short Circuit Output Current	I_{OS}	50	mA
Power Dissipation	P_D^*	1	W
Operating Temperature	T_{opr}	0 to 70	°C
Storage Temperature	T_{stg}	-55 to 150	°C

*: $T_a = 25^\circ\text{C}$ **Recommended Operating Conditions** $(T_a = 0 \text{ to } 70^\circ\text{C})$

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	2.4	—	6.5	V
Input Low Voltage	V_{IL}	-1.0	—	0.8	V

Capacitance $(V_{CC} = 5V \pm 10\%, T_a = 25^\circ\text{C}, f = 1\text{MHz})$

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 - A7)	C_{IN1}	—	6	pF
Input Capacitance (RAS, CAS, WE, OE)	C_{IN2}	—	7	pF
Output Capacitance (DQ1 - DQ4)	C_{IO}	—	7	pF

DC Characteristics

(V_{CC} = 5V ± 10%, T_a = 0 to 70°C)

Parameter	Symbol	Condition	MSM 51C484A-70		MSM 51C484A-80		MSM 51C484A-10		Unit	Note
			Min.	Max.	Min.	Max.	Min.	Max.		
			Output High Voltage	V _{OH}	I _{OH} = -5.0mA	2.4	V _{CC}	2.4		
Output Low Voltage	V _{OL}	I _{OL} = 4.2mA	0	0.4	0	0.4	0	0.4	V	
Input Leakage Current	I _{LI}	0V ≤ V _I ≤ 6.5V; All other pins not under test = 0V	-10	10	-10	10	-10	10	μA	
Output Leakage Current	I _{LO}	D _{OUT} disable 0V ≤ V _O ≤ 5.5V	-10	10	-10	10	-10	10	μA	
Average Power Supply Current (Operating)	I _{CC1}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling t _{RC} = Min.	—	65	—	55	—	45	mA	1
Power Supply Current (Standby)	I _{CC2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}} = V_{IH}$	—	3	—	3	—	3	mA	1
		$\overline{\text{RAS}}$, $\overline{\text{CAS}} \geq V_{CC} - 0.2V$	—	2	—	2	—	2	mA	1
Average Power Supply Current ($\overline{\text{RAS}}$ -only Refresh)	I _{CC3}	$\overline{\text{RAS}}$ cycling $\overline{\text{CAS}} = V_{IH}$ t _{RC} = Min.	—	65	—	55	—	45	mA	1,2
Average Power Supply Current (CAS Before $\overline{\text{RAS}}$ Refresh)	I _{CC6}	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	—	65	—	55	—	45	mA	1,2
Average Power Supply Current (Fast Page Mode)	I _{CC7}	$\overline{\text{RAS}} = V_{IL}$ $\overline{\text{CAS}}$ cycling, t _{PC} = Min.	—	60	—	50	—	40	mA	1,3

- Notes:
1. Specified values are obtained with the output open.
 2. Address can be changed less than one time while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed less than one time while $\overline{\text{CAS}} = V_{IH}$.

AC Characteristics (1/2)

(V_{CC} = 5V ± 10%, T_a = 0 to 70°C) Note 1, 2, 3

Parameter	Symbol	MSM 51C464A-70		MSM 51C464A-80		MSM 51C464A-10		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Refresh Period	t _{REF}	—	4	—	4	—	4	ms	
Random Read or Write Cycle Time	t _{RC}	140	—	160	—	190	—	ns	
Read modify Write Cycle Time	t _{RMW}	195	—	215	—	255	—	ns	
Fast Page Mode Cycle Time	t _{PC}	45	—	50	—	55	—	ns	
Fast Page Mode Read Modify Write Cycle Time	t _{PRMW}	100	—	105	—	120	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	70	—	80	—	100	ns	4, 5, 6
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	20	—	20	—	25	ns	4, 5
Access Time from Column Address	t _{CA}	—	35	—	40	—	50	ns	4, 6
Access Time from $\overline{\text{CAS}}$ Precharge	t _{CPA}	—	40	—	45	—	50	ns	4
Output Low Impedance from $\overline{\text{CAS}}$	t _{CLZ}	0	—	0	—	0	—	ns	4
Output Buffer Turn-off Delay	t _{OFF}	0	20	0	20	0	20	ns	
Transition Time	t _T	3	50	3	50	3	50	ns	7
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	60	—	70	—	80	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode Cycle Only)	t _{RASP}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Precharge Width (Fast Page Mode Cycle Only)	t _{CP}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	20	10,000	20	10,000	25	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	70	—	80	—	100	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCB}	20	50	22	60	25	75	ns	5
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	15	35	17	40	20	50	ns	6
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	10	—	10	—	10	—	ns	
Row Address Set-up Time	t _{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	12	—	15	—	ns	
Column Address Set-up Time	t _{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	20	—	ns	
Column Address Hold Time from $\overline{\text{RAS}}$	t _{ARL}	55	—	60	—	75	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{RAL}	35	—	40	—	50	—	ns	
Read Command Set-up Time	t _{RCS}	0	—	0	—	0	—	ns	
Read Command Hold Time	t _{RCH}	0	—	0	—	0	—	ns	8
Write Command Hold Time from $\overline{\text{RAS}}$	t _{WCR}	55	—	60	—	75	—	ns	
Write Command Set-up Time	t _{WCS}	0	—	0	—	0	—	ns	9
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	ns	
Write Command Pulse Width	t _{WP}	15	—	15	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{OWL}	20	—	20	—	25	—	ns	

AC Characteristics (2/2)

(V_{CC} = 5V ± 10%, T_a = 0 to 70°C) Note 1, 2, 3


Parameter	Symbol	MSM 51C464A-70		MSM 51C464A-80		MSM 51C464A-10		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Data-in Set-up Time	t _{DS}	0	—	0	—	0	—	ns	10
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	ns	10
Data-in Hold Time from $\overline{\text{RAS}}$	t _{DHR}	55	—	80	—	75	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	t _{CWD}	50	—	50	—	60	—	ns	9
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	t _{RWD}	100	—	110	—	135	—	ns	9
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	65	—	70	—	85	—	ns	9
Read Command Hold Time Reference to $\overline{\text{RAS}}$	t _{RRH}	10	—	10	—	10	—	ns	8
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{CSR}	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{CHR}	30	—	30	—	30	—	ns	
$\overline{\text{CAS}}$ Active Delay from $\overline{\text{RAS}}$ Precharge	t _{RPC}	10	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time (Refresh Counter Test)	t _{CPT}	40	—	40	—	50	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CPN}	10	—	10	—	15	—	ns	
$\overline{\text{RAS}}$ Hold Time Reference to $\overline{\text{OE}}$	t _{ROH}	20	—	20	—	20	—	ns	
Access Time from $\overline{\text{OE}}$	t _{OEA}	—	20	—	20	—	25	ns	
$\overline{\text{OE}}$ Delay Time	t _{OED}	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ to Data Output Buffer Turn-off Delay	t _{OEZ}	0	20	0	20	0	25	ns	
$\overline{\text{OE}}$ Command Hold Time	t _{OEH}	20	—	20	—	25	—	ns	

- Notes:
1. An initial pause of 100μs is required after power-up followed by any 8 $\overline{\text{RAS}}$ cycles (Example: $\overline{\text{RAS}}$ -only refresh) before proper device operation is achieved.
 2. The AC characteristics assume t_τ = 5ns.
 3. V_{IH} (Min.) and V_{IL} (Max.) are reference levels of input signals for timing measurement. Transition times (t_τ) are measured between V_{IH} and V_{IL}.
 4. Measured with a load circuit equivalent to 2TTL loads and 100pF.
 5. Operation within the t_{RCD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled exclusively by t_{CAC}.
 6. Operation with the t_{RAD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RAD} (Max.) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (Max.) limit, then access time is controlled exclusively by t_{AA}.
 7. t_{OFF} (Max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 8. Either t_{RRH} and t_{RCH} must be satisfied for a read cycle.


9. t_{WCS} , t_{CWD} , t_{RWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}(\text{Min.})$ the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \geq t_{CWD}(\text{Min.})$, $t_{RWD} \geq t_{RWD}(\text{Min.})$ and $t_{AWD} \geq t_{AWD}(\text{Min.})$, the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
10. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in an early write cycle.

TIMING WAVEFORM


Read Cycle




Write Cycle (Early Write)




Write Cycle (OE Control Write)




Read Modify Write Cycle




Fast Page Mode Read Cycle




Fast Page Mode Write Cycle (Early Write)




Fast Page Mode Read Modify Write Cycle



RAS-only Refresh Cycle




CAS Before RAS Auto-refresh Cycle




Note: \overline{WE} , \overline{OE} , A0 - A7 = 'H' or 'L'

Hidden Refresh Read Cycle



▨ "H" or "L"

Hidden Refresh Write Cycle



CAS Before RAS Refresh Counter Test Cycle

