

SPEC No. E L 0 6 8 1 0 7

ISSUE: Aug. 31. 1994

To: \_\_\_\_\_

## S P E C I F I C A T I O N S

Product Type 80 Output LCD Segment Driver

Model No. LH1514AF

※This tentative specifications contains 20 pages including the cover and appendix.  
If you have any objections, please contact us before issuing purchasing order.

### CUSTOMERS ACCEPTANCE

DATE: \_\_\_\_\_

BY: \_\_\_\_\_

PRESENTED


BY: Y. Sano  
Y. SANO  
Dept. General Manager

REVIEWED BY:

PREPARED BY:

H. Nishioka S. Murahashi

Engineering Dept. 1  
Logic Engineering Center  
Integrated Circuits Group  
SHARP CORPORATION



## Contents

|                                               | Page |
|-----------------------------------------------|------|
| 1. Summary .....                              | 2    |
| 2. Features .....                             | 2    |
| 3. Block Diagram .....                        | 3    |
| 4. Functional Operations of Each Block .....  | 3    |
| 5. Pin Configuration .....                    | 5    |
| 6. Pin Descriptions .....                     | 5    |
| 7. Description of Functional Operations ..... | 7    |
| 8. Precaution .....                           | 12   |
| 9. Absolute Maximum Ratings .....             | 13   |
| 10. Recommended Operating Conditions .....    | 13   |
| 11. Electrical Characteristics .....          | 13   |
| 12. Example of System Configuration .....     | 16   |
| 13. Example of Typical Characteristic .....   | 17   |
| 14. Package and Packing Specification .....   | 18   |

### **【Note】**

This document contains confidential information such as copyright and know-how belonging to Sharp Corporation. The information herein shall therefore be used exclusively for the design of systems utilizing this product and may not be used for any other purpose.

This document shall not be reprinted or disclosed to any third party without the prior written consent of Sharp Corporation.

This product is designed to be used in electrical products such as office equipment, audio-visual equipment and other consumer products. You are requested to contact Sharp Corporation if you intend to use this product for specific applications such as automobiles, trains or aircraft which have critical control or safety requirements, antidisaster, anticrime systems or any other applications which require extremely high reliability. This product shall not be used in any medical equipment which affects human life.

## 1. Summary

The LH1514AF is a 80 output segment driver LSI suitable for driving black and white dot matrix LC panels.


Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LC module. The LH1514AF is particularly well suited to driving black and white LC panels used for palmtop personal computers because of its low-voltage operation (Supply voltage for logic system : -5.5 to -2.5 V).

When combined with the LH1513A Common Driver, a low power consuming, high-precision LC panel display can be assembled.

## 2. Features

- Supply voltage for the logic system : -5.5 to -2.5 V
- Supply voltage for LC drive : -28.0 to -10.0 V  
(absolute maximum rating -30.0 V)
- Number of LC drive outputs : 80
- Low output impedance : 1.5 k $\Omega$  (Typ.)
- Shift Clock frequency : 6.5 MHz (Max.)
- Low power consumption
- Adopts a data bus system
- 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip select mode, causes the internal clock to be stopped by automatically counting 80 of input data
- Line latch circuit reset function when DISPOFF active
- Supports high capacity LC panel display when combined with the LH1513A Common Driver
- CMOS process (N-type Silicon Substrate)
- Package : 109 pin TCP (Tape Carrier Package)
- Not designed or rated as radiation hardened

### 3. Block Diagram




### 4. Functional Operations of Each Block

| Block                        | Function                                                                                                                                                                                                                                                                                                                      |
|------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Active Control               | Controls the selection or deselection of the chip. Following a LP signal input, and after the chip select signal is input, a select signal is generated internally until 80 bits of data have been read in. Once data input has been completed, a select signal for cascade connection is output, and the chip is deselected. |
| SP Conversion & Data Control | Keep input data which are 4 clocks of XCK at 4-bit parallel mode into latch circuit, or keep input data which are 2 clocks of XCK at 8-bit parallel mode into latch circuit, after that they are put on the internal data bus 16 bits at a time.                                                                              |
| Data Latch Control           | Selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic, for every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.                                                                            |
| Data Latch                   | Latches the data on the data bus. The latched state of each LC driver output pin is controlled by the control logic and the data latch control, 80 bits of data are read in five sets of 16 bits.                                                                                                                             |
| Line Latch                   | All 80 bits which have been read into the data latch are simultaneously latched on the falling edge of the LP signal, and output to the level shifter block.                                                                                                                                                                  |

| Block          | Function                                                                                                                                                                                                                                                                                                                                                     |
|----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Level Shifter  | The logic voltage signal is level-shifted to the LC drive voltage level, and output to the driver block.                                                                                                                                                                                                                                                     |
| 4-Level Driver | Drives the LC driver output pins from the latch data, selecting one of 4 levels ( $V_0$ , $V_2$ , $V_3$ , $V_5$ ) based on the FR and $\overline{\text{DISPOFF}}$ signals.                                                                                                                                                                                   |
| Control Logic  | Controls the operation of each block. When a LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block. Once the selection signal has been output, operation of the data latch and data transmission are controlled, 80 bits of data are read in, and the chip is deselected. |

## 5. Pin Configuration



## 6. Pin Descriptions

### 6-1. Pin Designations

| Pin No.   | Symbol                              | I/O | Designation                                      |
|-----------|-------------------------------------|-----|--------------------------------------------------|
| 1 to 80   | Y <sub>1</sub> -Y <sub>80</sub>     | O   | LC drive output                                  |
| 81, 109   | V <sub>5R</sub> , V <sub>5L</sub>   | -   | Power supply for LC drive                        |
| 82, 108   | V <sub>3R</sub> , V <sub>3L</sub>   | -   | Power supply for LC drive                        |
| 83, 107   | V <sub>2R</sub> , V <sub>2L</sub>   | -   | Power supply for LC drive                        |
| 84, 106   | V <sub>0R</sub> , V <sub>0L</sub>   | -   | Power supply for LC drive                        |
| 85, 105   | EIO <sub>2</sub> , EIO <sub>1</sub> | I/O | Input/Output for chip select                     |
| 86, 104   | V <sub>SS</sub>                     | -   | Ground (0 V)                                     |
| 87        | MD                                  | I   | Mode selection input                             |
| 88        | V <sub>DD</sub>                     | -   | Power supply for logic system (-5.5 to -2.5 V)   |
| 89        | TEST <sub>2</sub>                   | I   | Test mode selection input                        |
| 90        | TEST <sub>1</sub>                   | I   | Test mode selection input                        |
| 91        | SHL                                 | I   | Display data shift direction selection           |
| 92        | DISPOFF                             | I   | Control input for deselect output level          |
| 93        | FR                                  | I   | AC-converting signal input for LC drive waveform |
| 94        | LP                                  | I   | Display data latch pulse input                   |
| 95        | XCK                                 | I   | Display data shift clock input                   |
| 96 to 103 | DI <sub>0</sub> -DI <sub>7</sub>    | I   | Display data input                               |

## 6-2. Input/Output Circuits




Fig. 1 Input Circuit

【Applicable pins】  
DI<sub>0-7</sub>, XCK, LP, FR  
SHL, MD, DISPOFF




Fig. 2 Input/Output Circuit

【Applicable pins】  
EIO<sub>1</sub>, EIO<sub>2</sub>




Fig. 3 LC Drive Output Circuit

【Applicable pins】  
Y<sub>1</sub>-Y<sub>80</sub>

## 7. Description of Functional Operations

## 7-1. Pin Functions

| Symbol                                                                       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $V_{DD}$                                                                     | Logic system power supply pin connects to -5.5 to -2.5 V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| $V_{SS}$                                                                     | Ground pin connects to 0 V                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| $V_{0R}, V_{0L}$<br>$V_{2R}, V_{2L}$<br>$V_{3R}, V_{3L}$<br>$V_{5R}, V_{5L}$ | Power supply pin for LC driver voltage bias.<br><ul style="list-style-type: none"> <li>•Normally, the bias voltage used is set by a resistor divider.</li> <li>•Ensure that voltages are set such that <math>V_{SS} \geq V_0 &gt; V_2 &gt; V_3 &gt; V_5</math>.</li> <li>•To further reduce the difference between the output waveforms of LC driver output pins <math>Y_1</math> and <math>Y_{80}</math>, externally connect <math>V_{1R}</math> and <math>V_{1L}</math> (<math>i=0, 2, 3, 5</math>).</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| $DI_0-DI_7$                                                                  | Input Pin for display data<br><ul style="list-style-type: none"> <li>•In 4-bit parallel input mode, input data into the 4 pins <math>DI_0-DI_3</math>. Connect <math>DI_4-DI_7</math> to <math>V_{SS}</math> or <math>V_{DD}</math>.</li> <li>•In 8-bit parallel input mode, input data into the 8 pins <math>DI_0-DI_7</math>.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| XCK                                                                          | Clock input pin for taking display data<br><ul style="list-style-type: none"> <li>•Data is read on the falling edge of the clock pulse.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| LP                                                                           | Latch pulse input pin for display data<br><ul style="list-style-type: none"> <li>•Data is latched on the falling edge of the clock pulse.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| SHL                                                                          | Direction selection pin for reading display data<br><ul style="list-style-type: none"> <li>•When set to <math>V_{DD}</math> level "L", data is read sequentially from <math>Y_{80}</math> to <math>Y_1</math>.</li> <li>•When set to <math>V_{SS}</math> level "H", data is read sequentially from <math>Y_1</math> to <math>Y_{80}</math>.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| $\overline{DISPOFF}$                                                         | Control input pin for output deselection level<br><ul style="list-style-type: none"> <li>•The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.</li> <li>•When set to <math>V_{DD}</math> level "L", the LC drive output pins (<math>Y_1-Y_{80}</math>) are set to level <math>V_0</math>.</li> <li>•While set to "L", the contents of the line latch are reset, but read the display data in the data latch regardless of condition of <math>\overline{DISPOFF}</math>. When the <math>\overline{DISPOFF}</math> function is canceled, the driver outputs deselection level (<math>V_2</math> or <math>V_3</math>), then outputs the contents of the data latch on the next falling edge of the LP. That time, if <math>\overline{DISPOFF}</math> removal time can not keep regulation what is shown AC characteristics (Page 14), can not output the reading data correctly.</li> </ul> |
| FR                                                                           | AC signal input for LC driving waveform<br><ul style="list-style-type: none"> <li>•The input signal is level-shifted from logic voltage level to LC drive voltage level, and controls LC drive circuit.</li> <li>•Normally, inputs a frame inversion signal.</li> <li>•The LC driver output pin's output voltage level can be set using the line latch output signal and the FR signal. Table of truth values is shown in 7-2-1.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |



| Symbol                                 | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|----------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MD                                     | Mode selection pin<br><ul style="list-style-type: none"> <li>•When set to <math>V_{DD}</math> level "L", 4-bit parallel input mode is set.</li> <li>•When set to <math>V_{SS}</math> level "H", 8-bit parallel input mode is set.</li> <li>•The relationship between the display data and driver output pins is shown in 7-2-2.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                           |
| EIO <sub>1</sub><br>EIO <sub>2</sub>   | Input/Output pin for chip selection<br><ul style="list-style-type: none"> <li>•When SHL input is at <math>V_{DD}</math> level "L", EIO<sub>1</sub> is set for output, and EIO<sub>2</sub> is set for input.</li> <li>•When SHL input is at <math>V_{SS}</math> level "H", EIO<sub>1</sub> is set for input, and EIO<sub>2</sub> is set for output.</li> <li>•During output, set to "H" while <math>LP \cdot \overline{XCK}</math> is "H" and after 80 bits of data have been read set to "L" for one cycle (from falling edge to falling edge of the XCK), after which it return to "H".</li> <li>•During input, after the LP signal is input, the chip is selected while EI is set to "L". After 80-bits of data have been read, the chip is deselected.</li> </ul> |
| TEST <sub>1</sub><br>TEST <sub>2</sub> | Test mode select pin<br><ul style="list-style-type: none"> <li>•During normal operation, tie to <math>V_{DD}</math> level "L".</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| Y <sub>1</sub> -Y <sub>80</sub>        | LC driver output pins<br><ul style="list-style-type: none"> <li>•Corresponding directly to each bit of the data latch, one level (<math>V_0</math>, <math>V_2</math>, <math>V_3</math>, or <math>V_5</math>) is selected and output.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |

## 7-2. Functional Operations

### 7-2-1. Truth Table

| FR | Latch Data | DISPOFF | Driver Output Voltage Level (Y <sub>1</sub> -Y <sub>80</sub> ) |
|----|------------|---------|----------------------------------------------------------------|
| L  | L          | H       | $V_2$                                                          |
| L  | H          | H       | $V_0$                                                          |
| H  | L          | H       | $V_3$                                                          |
| H  | H          | H       | $V_5$                                                          |
| x  | x          | L       | $V_0$                                                          |

Here,  $V_{SS} \geq V_0 > V_2 > V_3 > V_5$ , L:  $V_{DD}$  (-5.5 to -2.5 V), H:  $V_{SS}$  (0 V), x: Don't care

【Note】 "Don't care" should be fixed to "H" or "L", avoiding floating.

There are two kinds of power supply (logic level voltage, LC drive voltage) for LCD driver, please supply regular voltage which assigned by specification for each power pin.

7-2-2. Relationship between the Display Data and Driver Output pins

(a) 4-Bit Parallel Mode


| MD | SHL | EIO <sub>1</sub> | EIO <sub>2</sub> | Data<br>Input   | Figure of Clock |                 |                 |     |                 |                 |                 |
|----|-----|------------------|------------------|-----------------|-----------------|-----------------|-----------------|-----|-----------------|-----------------|-----------------|
|    |     |                  |                  |                 | 20clock         | 19clock         | 18clock         | ... | 3clock          | 2clock          | 1clock          |
| L  | L   | Output           | Input            | DI <sub>0</sub> | Y <sub>1</sub>  | Y <sub>5</sub>  | Y <sub>9</sub>  | ... | Y <sub>69</sub> | Y <sub>73</sub> | Y <sub>77</sub> |
|    |     |                  |                  | DI <sub>1</sub> | Y <sub>2</sub>  | Y <sub>6</sub>  | Y <sub>10</sub> | ... | Y <sub>70</sub> | Y <sub>74</sub> | Y <sub>78</sub> |
|    |     |                  |                  | DI <sub>2</sub> | Y <sub>3</sub>  | Y <sub>7</sub>  | Y <sub>11</sub> | ... | Y <sub>71</sub> | Y <sub>75</sub> | Y <sub>79</sub> |
|    |     |                  |                  | DI <sub>3</sub> | Y <sub>4</sub>  | Y <sub>8</sub>  | Y <sub>12</sub> | ... | Y <sub>72</sub> | Y <sub>76</sub> | Y <sub>80</sub> |
| L  | H   | Input            | Output           | DI <sub>0</sub> | Y <sub>80</sub> | Y <sub>76</sub> | Y <sub>72</sub> | ... | Y <sub>12</sub> | Y <sub>8</sub>  | Y <sub>4</sub>  |
|    |     |                  |                  | DI <sub>1</sub> | Y <sub>79</sub> | Y <sub>75</sub> | Y <sub>71</sub> | ... | Y <sub>11</sub> | Y <sub>7</sub>  | Y <sub>3</sub>  |
|    |     |                  |                  | DI <sub>2</sub> | Y <sub>78</sub> | Y <sub>74</sub> | Y <sub>70</sub> | ... | Y <sub>10</sub> | Y <sub>6</sub>  | Y <sub>2</sub>  |
|    |     |                  |                  | DI <sub>3</sub> | Y <sub>77</sub> | Y <sub>73</sub> | Y <sub>69</sub> | ... | Y <sub>9</sub>  | Y <sub>5</sub>  | Y <sub>1</sub>  |

(b) 8-Bit Parallel Mode


| MD | SHL | EIO <sub>1</sub> | EIO <sub>2</sub> | Data<br>Input   | Figure of Clock |                 |                 |     |                 |                 |                 |
|----|-----|------------------|------------------|-----------------|-----------------|-----------------|-----------------|-----|-----------------|-----------------|-----------------|
|    |     |                  |                  |                 | 20clock         | 19clock         | 18clock         | ... | 3clock          | 2clock          | 1clock          |
| H  | L   | Output           | Input            | DI <sub>0</sub> | Y <sub>1</sub>  | Y <sub>9</sub>  | Y <sub>17</sub> | ... | Y <sub>57</sub> | Y <sub>65</sub> | Y <sub>73</sub> |
|    |     |                  |                  | DI <sub>1</sub> | Y <sub>2</sub>  | Y <sub>10</sub> | Y <sub>18</sub> | ... | Y <sub>58</sub> | Y <sub>66</sub> | Y <sub>74</sub> |
|    |     |                  |                  | DI <sub>2</sub> | Y <sub>3</sub>  | Y <sub>11</sub> | Y <sub>19</sub> | ... | Y <sub>59</sub> | Y <sub>67</sub> | Y <sub>75</sub> |
|    |     |                  |                  | DI <sub>3</sub> | Y <sub>4</sub>  | Y <sub>12</sub> | Y <sub>20</sub> | ... | Y <sub>60</sub> | Y <sub>68</sub> | Y <sub>76</sub> |
|    |     |                  |                  | DI <sub>4</sub> | Y <sub>5</sub>  | Y <sub>13</sub> | Y <sub>21</sub> | ... | Y <sub>61</sub> | Y <sub>69</sub> | Y <sub>77</sub> |
|    |     |                  |                  | DI <sub>5</sub> | Y <sub>6</sub>  | Y <sub>14</sub> | Y <sub>22</sub> | ... | Y <sub>62</sub> | Y <sub>70</sub> | Y <sub>78</sub> |
|    |     |                  |                  | DI <sub>6</sub> | Y <sub>7</sub>  | Y <sub>15</sub> | Y <sub>23</sub> | ... | Y <sub>63</sub> | Y <sub>71</sub> | Y <sub>79</sub> |
|    |     |                  |                  | DI <sub>7</sub> | Y <sub>8</sub>  | Y <sub>16</sub> | Y <sub>24</sub> | ... | Y <sub>64</sub> | Y <sub>72</sub> | Y <sub>80</sub> |
| H  | H   | Input            | Output           | DI <sub>0</sub> | Y <sub>80</sub> | Y <sub>72</sub> | Y <sub>64</sub> | ... | Y <sub>24</sub> | Y <sub>16</sub> | Y <sub>8</sub>  |
|    |     |                  |                  | DI <sub>1</sub> | Y <sub>79</sub> | Y <sub>71</sub> | Y <sub>63</sub> | ... | Y <sub>23</sub> | Y <sub>15</sub> | Y <sub>7</sub>  |
|    |     |                  |                  | DI <sub>2</sub> | Y <sub>78</sub> | Y <sub>70</sub> | Y <sub>62</sub> | ... | Y <sub>22</sub> | Y <sub>14</sub> | Y <sub>6</sub>  |
|    |     |                  |                  | DI <sub>3</sub> | Y <sub>77</sub> | Y <sub>69</sub> | Y <sub>61</sub> | ... | Y <sub>21</sub> | Y <sub>13</sub> | Y <sub>5</sub>  |
|    |     |                  |                  | DI <sub>4</sub> | Y <sub>76</sub> | Y <sub>68</sub> | Y <sub>60</sub> | ... | Y <sub>20</sub> | Y <sub>12</sub> | Y <sub>4</sub>  |
|    |     |                  |                  | DI <sub>5</sub> | Y <sub>75</sub> | Y <sub>67</sub> | Y <sub>59</sub> | ... | Y <sub>19</sub> | Y <sub>11</sub> | Y <sub>3</sub>  |
|    |     |                  |                  | DI <sub>6</sub> | Y <sub>74</sub> | Y <sub>66</sub> | Y <sub>58</sub> | ... | Y <sub>18</sub> | Y <sub>10</sub> | Y <sub>2</sub>  |
|    |     |                  |                  | DI <sub>7</sub> | Y <sub>73</sub> | Y <sub>65</sub> | Y <sub>57</sub> | ... | Y <sub>17</sub> | Y <sub>9</sub>  | Y <sub>1</sub>  |

### 7-2-3. Connection Examples of Plural Segment Drivers


(a) Case of SHL="L"



(b) Case of SHL="H"



7-2-4. Timing Chart of 4-Device cascade Connection



(\*) n : 4-bit parallel mode 20  
 8-bit parallel mode 10

## 8. Precaution

## ○ Precaution when connecting or disconnecting the power


This LSI has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if a voltage is supplied to the LC drive power supply while the logic system power supply is floating.

The detail is as follows.

- When connecting the power supply, connect the LC drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LC drive power.
- We recommend you connecting the serial resistor (50 to 100  $\Omega$ ) to the LC drive power  $V_5$  of the system as a current limiter resistor. And set up the suitable value of the resistor in consideration of LC display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connecting the LC drive power supply after resetting logic condition of this LSI inside on  $\overline{\text{DISPOFF}}$  function. After that, cancel the  $\overline{\text{DISPOFF}}$  function after the LC drive power supply has become stable. Furthermore, when disconnecting the power, set the LC driver output pins to level  $V_0$  on  $\overline{\text{DISPOFF}}$  function. After that, disconnect the logic system power after disconnecting the LC drive power.

When connecting the power supply, show the following recommend sequence.



## 9. Absolute Maximum Ratings

| Parameter           | Symbol    | Conditions                            | Applicable pins                                             | Ratings              | Unit             |
|---------------------|-----------|---------------------------------------|-------------------------------------------------------------|----------------------|------------------|
| Supply voltage (1)  | $V_{DD}$  | $T_a=25\text{ }^\circ\text{C}$        | $V_{DD}$                                                    | -7.0 to +0.3         | V                |
| Supply voltage (2)  | $V_0$     | Referenced<br>to $V_{SS}(0\text{ V})$ | $V_{0L}, V_{0R}$                                            | $V_5-0.3$ to +0.3    | V                |
|                     | $V_2$     |                                       | $V_{2L}, V_{2R}$                                            | $V_5-0.3$ to +0.3    | V                |
|                     | $V_3$     |                                       | $V_{3L}, V_{3R}$                                            | $V_5-0.3$ to +0.3    | V                |
|                     | $V_5$     |                                       | $V_{5L}, V_{5R}$                                            | -30.0 to +0.3        | V                |
| Input voltage       | $V_I$     |                                       | $DI_{0-7}, XCK, LP, SHL, FR$<br>$MD, EIO_1, EIO_2, DISPOFF$ | $V_{DD}-0.3$ to +0.3 | V                |
| Storage temperature | $T_{stg}$ |                                       |                                                             | -45 to +125          | $^\circ\text{C}$ |

## 10. Recommended Operating Conditions

| Parameter             | Symbol    | Conditions                            | Applicable pins  | Min.  | Typ. | Max.  | Unit             |
|-----------------------|-----------|---------------------------------------|------------------|-------|------|-------|------------------|
| Supply voltage (1)    | $V_{DD}$  | Referenced<br>to $V_{SS}(0\text{ V})$ | $V_{DD}$         | -5.5  |      | -2.5  | V                |
| Supply voltage (2)    | $V_5$     |                                       | $V_{5L}, V_{5R}$ | -28.0 |      | -10.0 | V                |
| Operating temperature | $T_{opr}$ |                                       |                  | -20   |      | +85   | $^\circ\text{C}$ |

## 11. Electrical Characteristics

## 11-1. DC Characteristics

( $V_{SS}=V_0=0\text{ V}$ ,  $V_{DD}=-5.5$  to  $-2.5\text{ V}$ ,  $V_5=-28.0$  to  $-10.0\text{ V}$ ,  $T_a=-20$  to  $+85\text{ }^\circ\text{C}$ )

| Parameter                             | Symbol     | Conditions                    | Applicable pins                               | Min.        | Typ. | Max.         | Unit          |
|---------------------------------------|------------|-------------------------------|-----------------------------------------------|-------------|------|--------------|---------------|
| Input voltage                         | $V_{IH}$   |                               | $DI_{0-7}, XCK, LP, SHL, FR$                  | $0.2V_{DD}$ |      |              | V             |
|                                       | $V_{IL}$   |                               | $MD, EIO_1, EIO_2, DISPOFF$                   |             |      | $0.8V_{DD}$  | V             |
| Output voltage                        | $V_{OH}$   | $I_{OH}=-0.4\text{ mA}$       | $EIO_1, EIO_2$                                | -0.4        |      |              | V             |
|                                       | $V_{OL}$   | $I_{OL}=+0.4\text{ mA}$       |                                               |             |      | $V_{DD}+0.4$ | V             |
| Input leakage current                 | $I_{LI}$   | $V_{SS} \geq V_I \geq V_{DD}$ | $DI_{0-7}, XCK, LP, SHL, FR$<br>$MD, DISPOFF$ |             |      | $\pm 10.0$   | $\mu\text{A}$ |
| I/O leakage current                   | $I_{LI/O}$ | $V_{SS} \geq V_I \geq V_{DD}$ | $EIO_1, EIO_2$                                |             |      | $\pm 10.0$   | $\mu\text{A}$ |
| Output resistance                     | $R_{ON}$   | *1                            | $Y_1-Y_{80}$                                  |             | 1.5  | 3.0          | k $\Omega$    |
| Stand-by current                      | $I_{STB}$  | *2                            | $V_{SS}$                                      |             |      | 50.0         | $\mu\text{A}$ |
| Consumed current (1)<br>(Deselection) | $I_{DD1}$  | $V_{DD}=-3\text{ V}, *3$      | $V_{DD}$                                      |             |      | 0.6          | mA            |
|                                       |            | $V_{DD}=-5\text{ V}, *3$      |                                               |             |      | 1.0          | mA            |
| Consumed current (2)<br>(Selection)   | $I_{DD2}$  | $V_{DD}=-3\text{ V}, *3$      | $V_{DD}$                                      |             |      | 3.0          | mA            |
|                                       |            | $V_{DD}=-5\text{ V}, *3$      |                                               |             |      | 5.0          | mA            |
| Consumed current (3)                  | $I_5$      | $V_{DD}=-3\text{ V}, *4$      | $V_{5L}, V_{5R}$                              |             |      | 1.0          | mA            |
|                                       |            | $V_{DD}=-5\text{ V}, *4$      |                                               |             |      | 1.0          | mA            |

## 【Note】

\*1:  $|\Delta V_{ON}|=0.5\text{ V}$

\*2:  $V_{DD}=-5.0\text{ V}$ ,  $V_5=-28.0\text{ V}$ ,  $V_{IH}=V_{SS}$ ,  $V_{IL}=V_{DD}$ ,  $TEST_1=TEST_2=V_{DD}$

\*3:  $V_5=-28.0\text{ V}$ ,  $f_{XCK}=6.15\text{ MHz}$ , No-load

The input data is turned over by data taking clock(4-bit parallel input mode)

\*4:  $V_5=-28.0\text{ V}$ ,  $f_{XCK}=6.15\text{ MHz}$ ,  $f_{LP}=19.2\text{ kHz}$ ,  $f_{FR}=80\text{ Hz}$ , No-load

The input data is turned over by data taking clock(4-bit parallel input mode)

## 11-2. AC Characteristics


( $V_{SS}=V_0=0$  V,  $V_{DD}=-5.5$  to  $-2.5$  V,  $V_S=-28.0$  to  $-10.0$  V,  $T_a=-20$  to  $+85$  °C)

| Parameter                                     | Symbol     | Conditions            | Min. | Typ. | Max. | Unit    |
|-----------------------------------------------|------------|-----------------------|------|------|------|---------|
| Shift clock period                            | $t_{wck}$  | $t_r, t_f \leq 11$ ns | 152  |      |      | ns      |
| Shift clock "H" pulse width                   | $t_{wckH}$ |                       | 65   |      |      | ns      |
| Shift clock "L" pulse width                   | $t_{wckL}$ |                       | 65   |      |      | ns      |
| Data setup time                               | $t_{DS}$   |                       | 50   |      |      | ns      |
| Data hold time                                | $t_{DH}$   |                       | 40   |      |      | ns      |
| Latch pulse "H" pulse width                   | $t_{wLPH}$ |                       | 65   |      |      | ns      |
| Shift clock rise to Latch pulse rise time     | $t_{LD}$   |                       | 0    |      |      | ns      |
| Shift clock fall to Latch pulse fall time     | $t_{SL}$   |                       | 65   |      |      | ns      |
| Latch pulse rise to Shift clock rise time     | $t_{LS}$   |                       | 65   |      |      | ns      |
| Latch pulse fall to Shift clock fall time     | $t_{LH}$   |                       | 65   |      |      | ns      |
| Enable setup time                             | $t_s$      |                       | 45   |      |      | ns      |
| DISPOFF "L" pulse width                       | $t_{wDL}$  |                       | 1.2  |      |      | $\mu$ s |
| DISPOFF removal time                          | $t_{rem}$  |                       | 100  |      |      | ns      |
| Input signal rise time                        | $t_r$      | Note                  |      |      | 50   | ns      |
| Input signal fall time                        | $t_f$      |                       |      |      | 50   | ns      |
| Output delay time (1) XCK to $EIO_1, EIO_2$   | $t_D$      | $C_L=15$ pF           |      |      | 95   | ns      |
| Output delay time (2) FR to $Y_1-Y_{80}$      | $tpd_1$    |                       |      |      | 1.2  | $\mu$ s |
| Output delay time (3) LP to $Y_1-Y_{80}$      | $tpd_2$    |                       |      |      | 1.2  | $\mu$ s |
| Output delay time (4) DISPOFF to $Y_1-Y_{80}$ | $tpd_3$    |                       |      |      | 1.2  | $\mu$ s |


【Note】  $(t_{CK}-t_{wckH}-t_{wckL})/2$  is maximum in the case of high speed operation.

## 11-3. Timing Diagrams


### Input Timing Characteristics




### Input/Output Timing Characteristics



### Output Timing Characteristics 1




### Output Timing Characteristics 2





12. Example of System Configuration



### 13. Example of Typical Characteristic

| Parameter                                            | Conditions                                               | Min. | Typ. | Max. | Unit |
|------------------------------------------------------|----------------------------------------------------------|------|------|------|------|
| Typical Fundamental Rating<br>Propagation Delay Time | Ta=+25 °C, V <sub>SS</sub> =0 V, V <sub>DD</sub> =-5.0 V |      | 50   |      | ns   |

**14. PACKAGE AND PACKING SPECIFICATION**

**1. Package Outline Specification**

Refer to drawing No. SPN2171-00

**2. Markings**

The meanings of the device code printed on each tape carrier package are as follows.

(1) Date code (example) :  $\frac{4}{a)} \frac{37}{b)} \frac{0}{c)}$

a) denotes the last figure of Anno Domini (of production)

b) denotes the week (of production)

c) denotes the number of times of alteration

**3. Packing Specifications**

**(1) Packing Materials**

| Item                    | Material                                 | Purpose                                                     |
|-------------------------|------------------------------------------|-------------------------------------------------------------|
| Reel                    | Anti-static treated plastic (405mm dia.) | Packing of tape carrier package.                            |
| Separator               | Anti-static treated PET (188 μ mt)       | Protects device and prevents ESD (Electro Static Discharge) |
| Laminated aluminium bag | (520 × 600mm)                            | Keeping dry.                                                |
| Adhesive tape paper     |                                          | Fixing of tape carrier package and separator.               |
| Carton                  | Cardboard(420x420x50mm)                  | Contains a reel.                                            |
| Label                   | Paper                                    | Indicates production name, lot.No., and quantity.           |
| Desiccant               | Silica gel                               | Drying of device                                            |

**(2) Packing Form**

a) Tape carrier package(TCP)is wound on a reel with separators 1 and 2 and the ends of them are fixed with adhesive tape.

b) A label indicating production name, lot no. and quantity is stuck on one side of the reel.

c) The reel and silica gel is put in a laminated aluminium bag. Nitrogen gas is enclosed in the bag and the bag is sealed. The same label(b) is affixed to the bag. The bag is put in a carton and the same label(b) is affixed to one side of the carton.

\* Specification of label

|           |                            |
|-----------|----------------------------|
| TYPE      | PRODUCTION NAME<br>LOT NO. |
|           | QUANTITY                   |
| QUANTITY  | QUANTITY                   |
| LOT(DATE) | SHIPPING DATE              |

**4. Miscellaneous**

(1) The length of the tape carrier is 34 ~ 46 meters maximum per reel, and depends on shipping quantity.



(2) Before unpacking, prepare a work bench equipped with anti-static devices. Also, the operator should wear anti-static wrist bands.

(3) The device, once unpacked, should be stored in a nitrogen gas, room temperature atmosphere and used within 1 week.

|              |             |           |          |              |        |
|--------------|-------------|-----------|----------|--------------|--------|
| ISSUE DATE   | AUG.24.1994 | APPROVE   | CHECK    | DESIGN       | (NOTE) |
| ISSUE NUMBER | H6805       | A. Suzuki | G. Honda | T. Kidozuchi |        |
| S/C NUMBER   |             |           |          |              |        |


**SHARP**

NOTES: 1. REEL WINDING



2. RESIN AREA OF FRONT AND BACK SURFACE IS 18.5X3.5mm(MAX).
3. E. L. MEANS ASSUMED EXCISING LINE.
4. SL MEANS DIMENSION OF PUNCHING HOLE AND ITS TOLERANCE IS ±0.05mm.
5. SR MEANS DIMENSION OF SOLDER RESIST AND ITS TOLERANCE IS ±0.3mm.

CROSS SECTION OF OUTPUT LEADS



V3R V2R E102 V<sub>ss</sub> MD TEST2 TEST1 SHL DISPOFF PR LK XCK DI1 DI2 DI3 DI4 DI5 DI6 DI7 V<sub>ss</sub> E101 V0L V2L V3L V5L  
 device center tape center  
 pitch: 0.7 29leads

|             |               |             |                                 |                            |                                                              |
|-------------|---------------|-------------|---------------------------------|----------------------------|--------------------------------------------------------------|
| APPLICATION | LH1514AF      | SCALE       | 5/1                             | UNIT                       | mm                                                           |
| TOLERANCE   | ±0.1          | TAPE FORMAT | 35mm WIDE TYPE<br>2 PERFO-PITCH | TAPE MATERIALS             | UPILEX 875<br>ADHESIVE #8700<br>ED Cu (SLP)<br>SOLDER RESIST |
| DATE        | AUG. 24. 1994 | DESIGN      | T. KIDOGUCHI                    | ASSEMBLY ENGINEERING DEPT. | IC GROUP                                                     |
| DRAWING     | T. KIDOGUCHI  | CHECK       | A. Suzuki                       | SHARP CORPORATION          | DRAWING NO. SPN2171-00                                       |
|             |               |             |                                 | TITLE                      | OUT LINE DRAWING OF LH1514AF                                 |
|             |               |             |                                 | DATE                       | REVISE                                                       |
|             |               |             |                                 | CHARGE                     |                                                              |