# *V53C1664H HIGH PERFORMANCE 64K X 16 BIT FAST PAGE MODE DUAL CAS CMOS DYNAMIC RAM*

HIGH PERFORMANCE	30	35	40	45	50
Max. RAS Access Time, (t <sub>RAC</sub> )	30 ns	35 ns	40 ns	45 ns	50 ns
Max. Column Address Access Time, $(t_{CAA})$	16 ns	18 ns	20 ns	22 ns	24 ns
Min. Fast Page Mode Cycle Time, $(t_{PC})$	19 ns	21 ns	23 ns	25 ns	28 ns
Min. Read/Write Cycle Time, (t <sub>RC</sub> )	65 ns	70 ns	75 ns	80 ns	90 ns

#### Features

- 64K x 16-bit organization
- Fast Page Mode for a sustained data rate of 53 MHz
- RAS access time: 30, 35, 40, 45, 50ns
- Dual CAS Inputs
- Low Power Dissipation
- Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh
- Refresh Interval: 256 cycles/4 ms
- Available in 40-pin 400 mil SOJ and 40/44L-pin 400 mil TSOP-II packages
- Single +5V±10% Power Supply
- TTL Interface

#### Description

The V53C1664H is a 65,536 x 16 bit high performance CMOS dynamic random access memory. The V53C1664H offers Fast Page mode with dual  $\overline{CAS}$  inputs. The V53C1664H has symmetric address, 8-bit row and 8-bit column.

All inputs are TTL compatible. Fast Page Mode operation allows random access up to  $256 \times 16$  bits, within a page, with cycle times as short as 19ns.

The V53C1664H is ideally suited for a wide variety of high performance computer systems and peripheral applications.

#### Device Usage Chart

Operating	Package	e Access Time (ns)					Power	Tomorotuno		
Temperature Range	к	т	30	35	40	45	50	Std.	Temperature Mark	
0°C to 70°C	•	•	•	•	•	•	•	•	Blank	

#### V53C1664H

					-Pin Plastic TSOP-II CONFIGURATION Top View						
	1	40 Vss	Vcc 🖂	1	44 T Vss	Pin Names	5				
	2	39 🗍 VSS	I/01 🎞	2	43 🔟 I/O16	A <sub>0</sub> -A <sub>7</sub>	Address Inputs				
	3		I/O2 □ I/O3 □	3 4	42 🛄 I/O15 41 🔲 I/O14	RAS	Row Address Strobe				
I/O3 □ I/O4 □	4 5	37 🔲 I/O14 36 🔲 I/O13	I/O4 📺	4 5	40 🔟 I/O13	UCAS	Column Address				
Vcc ⊑ I/O5 ⊑	6 7	35 ☐ Vss 34 ☐ I/O12	Vcc □ I/O5 □	6 7	39		Strobe/Upper Byte Control				
i/O6 □	8	33 I/O11	I/O6 🗔	8	37 🔟 I/O11						
I/O7 □ I/O8 □	9 10	32 ☐ I/O10 31 ☐ I/O9	I/O7	9 10	36	LCAS	Column Address Strobe/Lower Byte				
NC 🗆	11	30 🗖 <u>NC</u>					Control				
	12 13	$\begin{array}{c} 29 \\ 28 \end{array} \square \begin{array}{c} LCAS \\ UCAS \end{array}$		13	32 🗔 NC	WE	Write Enable				
RAS 🗆	14	27 🗖 🖸		14		ŌĒ	Output Enable				
	15 16	26 🛛 NC 25 🗍 A7	WE □□ RAS □□	15 16	30 🛄 UCAS 29 🛄 OE	I/O <sub>1</sub> –I/O <sub>16</sub>	Data Input, Output				
A1 🗆	17	24 🗖 A6		17	28 II NC	V <sub>CC</sub>	+5V Supply				
A2 🗆 A3 🗆	18 19	23 🗖 A5 22 🗖 A4	A0 □ A1 □	18 19	27 🛄 A7 26 🛄 A6	V <sub>SS</sub>	0V Supply				
	20	21 Vss	A2 🞞	20	25 🔟 A5	NC	No Connect				
		16126H-02	A3 □	21 22	24 🛄 A4 23 🛄 Vss						

16126H-03

### Absolute Maximum Ratings\*

Ambient Temperature

Under Bias	−10°C to +80°C
Storage Temperature (plastic)	–55°C to +125°C
Voltage Relative to V <sub>SS</sub>	–1.0 V to +7.0 V
Data Output Current	50 mA
Power Dissipation	1.0 W

\*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.


 $\begin{array}{l} \textbf{Capacitance}^{*} \\ T_{A} = 25^{\circ}C, \ V_{CC} = 5 \ V \pm 10\%, \ V_{SS} = 0 \ V \end{array}$ 

Symbol	Parameter	Тур.	Max.	Unit
C <sub>IN1</sub>	Address Input	3	4	pF
C <sub>IN2</sub>	$\overline{RAS}, \overline{CAS}, \overline{WE}, \overline{OE}$	4	5	pF
C <sub>OUT</sub>	Data Input/Output	5	7	pF

\*Note: Capacitance is sampled and not 100% tested

V53C1664H

#### Block Diagram



V53C1664H Rev. 1.0 February 1998

### V53C1664H

# DC and Operating Characteristics (1-2)

 $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5 V  $\pm$  10%,  $V_{SS}$  = 0 V, unless otherwise specified.

		A	v	53C1664	4H			
Symbol	Parameter	Access Time	Min.	Тур.	Max.	Unit	Test Conditions	Notes
ILI	Input Leakage Current (any input pin)		-10		10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$	
I <sub>LO</sub>	Output Leakage Current (for High-Z State)		-10		10	μA	$V_{SS} \le V_{OUT} \le V_{CC}$ RAS, CAS at V <sub>IH</sub>	
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current,	30			200	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)	1, 2
	Operating	35			190			
		40			180			
		45			170			
		50			160			
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current, TTL Standby				2	mA	$\overline{RAS}$ , $\overline{CAS}$ at V <sub>IH</sub> , other inputs $\ge$ V <sub>SS</sub>	
I <sub>CC3</sub>	V <sub>CC</sub> Supply Current,	30			200	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)	2
	RAS-Only Refresh	35			190			
		40			180			
		45			170			
		50			160			
I <sub>CC4</sub>	V <sub>CC</sub> Supply Current,	30			190	mA	Minimum Cycle	1, 2
	Fast Page Mode Operation	35			180			
		40			170			
		45			160			
		50			150			
I <sub>CC5</sub>	$V_{CC}$ Supply Current, Standby Output Enable other inputs $\ge V_{SS}$				2	mA	$\overline{RAS} = V_{IH}$ $\overline{CAS} = V_{IL}$	1
I <sub>CC6</sub>	V <sub>CC</sub> Supply Current, CMOS Standby				1	mA	$\label{eq:RAS} \begin{split} \overline{RAS} &\geq V_{CC} - 0.2 \ V, \\ \overline{CAS} &\geq V_{CC} - 0.2 \ V, \\ All \ other \ inputs &\geq V_{SS} \end{split}$	
V <sub>CC</sub>	Supply Voltage		4.5	5.0	5.5	V		
V <sub>IL</sub>	Input Low Voltage		-1		0.8	V		3
V <sub>IH</sub>	Input High Voltage		2.4		V <sub>CC</sub> + 1	V		3
V <sub>OL</sub>	Output Low Voltage				0.4	V	I <sub>OL</sub> = 4.2 mA	
V <sub>OH</sub>	Output High Voltage		2.4			V	I <sub>OH</sub> = -5 mA	

# V53C1664H

### AC Characteristics

 $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5 V ±10%,  $V_{SS}$  = 0V unless otherwise noted AC Test conditions, input pulse levels 0 to 3V

		3	0	3	5	40		4	5	50			
Symbol	Parameter	Min.	Max.	Unit	Notes								
t <sub>RAS</sub>	RAS Pulse Width	30	75K	35	75K	40	75K	45	75K	50	75K	ns	
t <sub>RC</sub>	Read or Write Cycle Time	65		70		75		80		90		ns	
t <sub>RP</sub>	RAS Precharge Time	25		25		25		25		30		ns	
t <sub>CSH</sub>	CAS Hold Time	30		35		40		45		50		ns	
t <sub>CAS</sub>	CAS Pulse Width	5		6		7		8		9		ns	
t <sub>RCD</sub>	RAS to CAS Delay	15	20	16	24	17	28	18	32	19	36	ns	
t <sub>RCS</sub>	Read Command Setup Time	0		0		0		0		0		ns	4
t <sub>ASR</sub>	Row Address Setup Time	0		0		0		0		0		ns	
t <sub>RAH</sub>	Row Address Hold Time	5		6		7		8		9		ns	
t <sub>ASC</sub>	Column Address Setup Time	0		0		0		0		0		ns	
t <sub>CAH</sub>	Column Address Hold Time	5		5		5		6		7		ns	
t <sub>RSH (R)</sub>	RAS Hold Time (Read Cycle)	10		10		10		10		10		ns	
t <sub>CRP</sub>	CAS to RAS Precharge Time	5		5		5		5		5		ns	
t <sub>RCH</sub>	Read Command Hold Time Referenced to CAS	0		0		0		0		0		ns	5
t <sub>RRH</sub>	Read Command Hold Time Referenced to RAS	0		0		0		0		0		ns	5
t <sub>ROH</sub>	RAS Hold Time Referenced to OE	6		7		8		9		10		ns	
t <sub>OAC</sub>	Access Time from OE		10		11		12		13		14	ns	12
t <sub>CAC</sub>	Access Time from CAS		10		11		12		13		14	ns	6,7,14
t <sub>RAC</sub>	Access Time from RAS		30		35		40		45		50	ns	6, 8, 9
t <sub>CAA</sub>	Access Time from Column Address		16		18		20		22		24	ns	6,7,10
t <sub>LZ</sub>	OE or CAS to Low-Z Output	0		0		0		0		0		ns	16
t <sub>HZ</sub>	OE or CAS to High-Z Output	0	5	0	6	0	6	0	7	0	8	ns	16
t <sub>AR</sub>	Column Address Hold Time from RAS	26		28		30		35		40		ns	
t <sub>RAD</sub>	RAS to Column Address Delay Time	10	14	11	17	12	20	13	23	14	26	ns	11
t <sub>RSH (W)</sub>	RAS or CAS Hold Time in Write Cycle	10		10		10		10		10		ns	
t <sub>CWL</sub>	Write Command to CAS Lead Time	10		11		12		13		14		ns	
t <sub>WCS</sub>	Write Command Setup Time	0		0		0		0		0		ns	12, 13
t <sub>WCH</sub>	Write Command Hold Time	5		5		5		6		7		ns	

# V53C1664H

# AC Characteristics (Cont'd)

		3	0	3	5	4	10	4	5	50			
Symbol	Parameter	Min.	Max.	Unit	Notes								
t <sub>WP</sub>	Write Pulse Width	5		5		5		6		7		ns	
t <sub>WCR</sub>	Write Command Hold Time from RAS	26		28		30		35		40		ns	
t <sub>RWL</sub>	Write Command to RAS Lead Time	10		11		12		13		14		ns	
t <sub>DS</sub>	Data in Setup Time	0		0		0		0		0		ns	14
t <sub>DH</sub>	Data in Hold Time	5		5		5		6		7		ns	14
t <sub>WOH</sub>	Write to OE Hold Time	5		5		6		7		8		ns	14
t <sub>OED</sub>	OE to Data Delay Time	5		5		6		7		8		ns	14
t <sub>RWC</sub>	Read-Modify-Write Cycle Time	100		105		110		115		130		ns	
t <sub>RRW</sub>	Read-Modify-Write Cycle RAS Pulse Width	65		70		75		80		87		ns	
t <sub>CWD</sub>	CAS to WE Delay	26		28		30		32		34		ns	12
t <sub>RWD</sub>	RAS to WE Delay in Read- Modify-Write Cycle	50		54		58		62		68		ns	12
t <sub>CRW</sub>	CAS Pulse Width (RMW)	44		46		48		50		52		ns	
t <sub>AWD</sub>	Col. Address to WE Delay	32		35		38		41		42		ns	12
t <sub>PC</sub>	Fast Page Mode Read or Write Cycle Time	19		21		23		25		28		ns	
t <sub>CP</sub>	CAS Precharge Time	3		4		5		6		7		ns	
t <sub>CAR</sub>	Column Address to RAS Setup Time	16		18		20		22		24		ns	
t <sub>CAP</sub>	Access Time from Column Precharge		19		21		23		25		27	ns	7
t <sub>DHR</sub>	Data in Hold Time Referenced to RAS	26		28		30		35		40		ns	
t <sub>CSR</sub>	CAS Setup Time CAS- before-RAS Refresh	10		10		10		10		10		ns	
t <sub>RPC</sub>	RAS to CAS Precharge Time	0		0		0		0		0		ns	
t <sub>CHR</sub>	CAS Hold Time CAS-before- RAS Refresh	7		8		8		10		12		ns	
t <sub>PCM</sub>	Fast Page Mode Read-Modify-Write Cycle Time	56		58		60		65		70		ns	
t <sub>T</sub>	Transition Time (Rise and Fall)	1.5	50	1.5	50	1.5	50	1.5	50	1.5	50	ns	15
t <sub>REF</sub>	Refresh Interval (256 Cycles)		4		4		4		4		4	ms	17

#### Notes:

<sup>1.</sup>  $I_{CC}$  is dependent on output loading when the device output is selected. Specified  $I_{CC}$  (max.) is measured with the output open.

#### V53C1664H

- 2. I<sub>CC</sub> is dependent upon the number of address transitions. Specified I<sub>CC</sub> (max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.
- 3. Specified V<sub>IL</sub> (min.) is steady state operating. During transitions, V<sub>IL</sub> (min.) may undershoot to –1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V<sub>IL</sub> (min.)  $\ge$  V<sub>SS</sub> and V<sub>IH</sub> (max.)  $\le$  V<sub>CC</sub>.
- t<sub>RCD</sub> (max.) is specified for reference only. Operation within t<sub>RCD</sub> (max.) limits insures that t<sub>RAC</sub> (max.) and t<sub>CAA</sub> (max.) can be met. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.), the access time is controlled by t<sub>CAA</sub> and t<sub>CAC</sub>.
- 5. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisified for a Read Cycle to occur.
- 6. Measured with a load equivalent to one TTL input and 50 pF.
- 7. Access time is determined by the longest of  $t_{CAA}$ ,  $t_{CAC}$  and  $t_{CAP}$ .
- Assumes that t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max.). If t<sub>RAD</sub> is greater than t<sub>RAD</sub> (max.), t<sub>RAC</sub> will increase by the amount that t<sub>RAD</sub> exceeds t<sub>RAD</sub> (max.).
- Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max.). If t<sub>RCD</sub> is greater than t<sub>RCD</sub> (max.), t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds t<sub>RCD</sub> (max.).
- 10. Assumes that  $t_{RAD} \ge t_{RAD}$  (max.).
- Operation within the t<sub>RAD</sub> (max.) limit ensures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, the access time is controlled by t<sub>CAA</sub> and t<sub>CAC</sub>.
- 12. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>AWD</sub> and t<sub>CWD</sub> are not restrictive operating parameters.
- 13. t<sub>WCS</sub> (min.) must be satisfied in an Early Write Cycle.
- 14.  $t_{DS}$  and  $t_{DH}$  are referenced to the latter occurrence of  $\overline{CAS}$  or  $\overline{WE}$ .
- 15.  $t_T$  is measured between  $V_{IH}$  (min.) and  $V_{II}$  (max.). AC-measurements assume  $t_T = 3$  ns.
- 16. Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
- 17. An initial 200 μs pause and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.

# V53C1664H

### Truth Table

Function	RAS	LCAS	UCAS	WE	ŌĒ	ADDRESS	I/O	Notes
Standby	н	Н	н	Х	Х	Х	High-Z	
Read: Word	L	L	L	н	L	ROW/COL	Data Out	
Read: Lower Byte	L	L	Н	Н	L	ROW/COL	Lower Byte, Data-Out Upper Byte, High-Z	
Read: Upper Byte	L	Н	L	Н	L	ROW/COL	Lower Byte, High-Z Upper Byte, Data-Out	
Write: Word (Early-Write)	L	L	L	L	Х	ROW/COL	Data-In	
Write: Lower Byte (Early)	L	L	Н	L	x	ROW/COL	Lower Byte, Data-In Upper Byte, High-Z	
Read: Upper Byte (Early)	L	Н	L	L	X	ROW/COL	Lower Byte, High-Z Upper Byte, Data-In	
Read-Write	L	L	L	H→L	L→H	ROW/COL	Data-Out, Data-In	1,2
Page-Mode Read	L	H→L	H→L	н	L	COL	Data-Out	2
Page-Mode Write	L	H→L	H→L	L	х	COL	Data-In	2
Page-Mode Read-Write	L	H→L	H→L	H→L	L→H	COL	Data-Out, Data-In	1,2
Hidden Refresh Read	L→H→L	L	L	н	L	ROW/COL	Data-Out	2
RAS-Only Refresh	L	Н	н	х	Х	ROW	High-Z	
CBR Refresh	H→L	L	L	Х	Х	Х	High-Z	3

#### Notes:

1. Byte Write cycles  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  active.

2. Byte Read cycles  $\overline{\text{LCAS}}$  or  $\overline{\text{UCAS}}$  active.


3. Only one of the two  $\overline{CAS}$  must be active ( $\overline{LCAS}$  or  $\overline{UCAS}$ ).

V53C1664H


Undefined

Don't Care

#### Waveforms of Read Cycle




### Waveforms of Early Write Cycle




V53C1664H





### Waveforms of Read-Modify-Write Cycle




V53C1664H Rev. 1.0 February 1998

Don't Care


Undefined

V53C1664H


Waveforms of Fast Page Mode Read Cycle



Waveforms of Fast Page Mode Write Cycle




V53C1664H




### Waveforms of Fast Page Mode Read-Write Cycle

# Waveforms of RAS-Only Refresh Cycle






V53C1664H



# Waveforms of CAS-before-RAS Refresh Counter Test Cycle


### Waveforms of CAS-before-RAS Refresh Cycle



NOTE:  $\overline{WE}$ ,  $\overline{OE}$ ,  $A_0 - A_8 = Don't$  care




V53C1664H



# Waveforms of Hidden Refresh Cycle (Read)

# Waveforms of Hidden Refresh Cycle (Write)





#### **Functional Description**

The V53C1664H is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C1664H reads and writes data by multiplexing an 16-bit address into a 8-bit row and a 8-bit column address. The row address is latched by the Row Address Strobe (RAS). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent on a valid column address rather than the precise time that the CAS edge occurs, the delay time from RAS to CAS has little effect on the access time.

#### Memory Cycle

A memory cycle is initiated by bringing RAS low. Any memory cycle, once initiated, must not be ended or aborted before the minimum  $t_{RAS}$  time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time  $t_{RP}/t_{CP}$  has elapsed.

#### Read Cycle

A Read cycle is performed by holding the Write Enable ( $\overline{WE}$ ) signal High during a  $\overline{RAS}/\overline{CAS}$ operation. The column address must be held for a minimum specified by  $t_{AR}$ . Data Out becomes valid only when  $t_{OAC}$ ,  $t_{RAC}$ ,  $t_{CAA}$  and  $t_{CAC}$  are all satisifed. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by  $t_{CAA}$  when  $t_{RAC}$ ,  $t_{CAC}$  and  $t_{OAC}$  are all satisfied.

#### Write Cycle

A Write Cycle is performed by taking  $\overline{WE}$  and  $\overline{CAS}$  low during a  $\overline{RAS}$  operation. The column address is latched by  $\overline{CAS}$ . The Write Cycle can be  $\overline{WE}$  controlled or  $\overline{CAS}$  controlled depending on

#### V53C1664H

whether  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$  falls later. Consequently, the input data must be valid at or before the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. In the  $\overline{\text{CAS}}$ -controlled Write Cycle, when the leading edge of  $\overline{\text{WE}}$  occurs prior to the  $\overline{\text{CAS}}$  low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  will maintain the output in the High-Z state.

In the  $\overline{WE}$  controlled Write Cycle,  $\overline{OE}$  must be in the high state and t<sub>OED</sub> must be satisfied.

#### Refresh Cycle

To retain data, 256 Refresh Cycles are required in each 4 ms period. There are two ways to refresh the memory:

- By clocking each of the 256 row addresses (A<sub>0</sub> through A<sub>7</sub>) with RAS at least once every 4 ms. Any Read, Write, Read-Modify-Write or RASonly cycle refreshes the addressed row.
- Using a CAS-before-RAS Refresh Cycle. If CAS makes a transition from low to high to low after the previous cycle and before RAS falls, CASbefore-RAS refresh is activated. The V53C1664H uses the output of an internal 9-bit counter as the source of row addresses and ignore external address inputs.

CAS-before-RAS is a "refresh-only" mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle. A CAS-before-RAS counter test mode is provided to ensure reliable operation of the internal refresh counter.

#### Fast Page Mode Operation

Fast Page Mode operation permits all 256 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing successive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flowthrough latch while  $\overline{CAS}$  is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of  $\overline{CAS}$ . eliminating  $t_{ASC}$  and  $t_{T}$  from the critical timing path. CAS latches the address into the column address buffer and acts as an output enable. During Fast Page Mode operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Fast Page Mode, access is t<sub>CAA</sub> or t<sub>CAP</sub> controlled. If the column address is valid prior to the rising edge of  $\overline{CAS}$ , the access time is referenced to the CAS rising edge and is specified by t<sub>CAP</sub>. If the column address is valid after the rising CAS edge, access is timed from the occurrence of a valid address and is specified by  $t_{CAA}$ . In both cases, the falling edge of  $\overline{CAS}$ latches the address and enables the output.

Fast Page Mode provides sustained data rates up to 53 MHz for applications that require high data rates such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

Data Rate = 
$$\frac{256}{t_{RC} + 255 \times t_{PC}}$$

#### Data Output Operation

The V53C1664H Input/Output is controlled by OE, CAS, WE and RAS. A RAS low transition enables the transfer of data to and from the selected row address in the Memory Array. A RAS high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a RAS low transition, a CAS low transition or CAS low level enables the internal I/O path. A CAS high transition or a CAS high level disables the I/O path and the output driver if it is enabled. A CAS low transition while RAS is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding  $\overline{OE}$ high. The OE signal has no effect on any data stored in the output latches. A WE low level can

#### V53C1664H

also disable the output drivers when  $\overline{CAS}$  is low. During a Write cycle, if  $\overline{WE}$  goes low at a time in relationship to  $\overline{CAS}$  that would normally cause the outputs to be active, it is necessary to use  $\overline{OE}$  to disable the output drivers prior to the  $\overline{WE}$  low transition to allow Data In Setup Time (t<sub>DS</sub>) to be satisfied.

#### Power-On

After application of the  $V_{CC}$  supply, an initial pause of 200 µs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a RAS clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).

During Power-On, the V<sub>CC</sub> current requirement of the V53C1664H is dependent on the input levels of RAS and CAS. If RAS is low during Power-On, the device will go into an active cycle and I<sub>DD</sub> will exhibit current transients. It is recommended that RAS and CAS track with V<sub>CC</sub> or be held at a valid V<sub>IH</sub> during Power-On to avoid current surges.


Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
CAS-Controlled Write Cycle (Early Write)	High-Z
WE-Controlled Write Cycle (Late Write)	$\overline{OE}$ Controlled. High $\overline{OE}$ = High-Z I/Os
Read-Modify-Write Cycles	Data from Addressed Memory Cell
Fast Page Mode Read	Data from Addressed Memory Cell
Fast Page Mode Write Cycle (Early Write)	High-Z
Fast Page Mode Read-Modify- Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh	High-Z
CAS-before-RAS Refresh Cycle	Data remains as in previous cycle
CAS-only Cycles	High-Z

#### Table 1. V53C1664H Data Output Operation for Various Cycle Types


#### Package Outlines

V53C1664H

40-Pin Plastic SOJ



#### 40/44L-Pin TSOP-II



#### **MOSEL VITELIC** WORLDWIDE OFFICES

#### U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

#### HONG KONG

19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 852-2665-4883 FAX: 852-2664-7535

#### TAIWAN

7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209

1 CREATION ROAD I SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-578-3344 FAX: 886-3-579-2838

#### JAPAN

WBG MARINE WEST 25F 6, NAKASE 2-CHOME MIHAMA-KU, CHIBA-SHI CHIBA 261-71 PHONE: 81-43-299-6000 FAX: 81-43-299-6555

IRELAND & UK BLOCK A UNIT 2 BROOMFIELD BUSINESS PARK MALAHIDE CO. DUBLIN, IRELAND PHONE: +353 1 8038020 FAX: +353 1 8038049

#### V53C1664H

GERMANY (CONTINENTAL EUROPE & ISRAEL) 71083 HERRENBERG BENZSTR. 32 GERMANY PHONE: +49 7032 2796-0

FAX: +49 7032 2796 22

U.S. SALES OFFICES

#### NORTHWESTERN

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

#### NORTHEASTERN

SUITE 436 20 TRAFALGAR SQUARE NASHUA, NH 03063 PHONE: 603-889-4393 FAX: 603-889-9347

#### SOUTHWESTERN

SUITE 200 5150 E. PACIFIC COAST HWY. LONG BEACH, CA 90804 PHONE: 562-498-3314 FAX: 562-597-2174

#### **CENTRAL & SOUTHEASTERN**

604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 972-690-1402 FAX: 972-690-0341

© Copyright 1998, MOSEL VITELIC Inc.

2/98 Printed in U.S.A

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC. MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.