

HM6708SH/HM6709SH Series

TTL I/O

65,536-words × 4-bits High Speed Static Random Access Memory

Features

- 65,536 words × 4 bits organization
- Fully compatible with TTL input and output
- 0.8 μm Hi-BiCMOS process
- +5 V single power supply
- Completely static memory: No clock or timing strobe required
- Low power dissipation (DC) operating: 400 mW typ
- Super fast access time: 10/12 ns max


Ordering Information

Type No.	Access time	Package
HM6708SHJP-10	10 ns	300-mil 24-pin plastic SOJ (CP-24D)
HM6708SHJP-12	12 ns	
HM6709SHJP-10	10 ns	300-mil 28-pin plastic SOJ (CP-28DN)
HM6709SHJP-12	12 ns	

Pin Description


Pin name	Function
A0–A15	Address input
I/O1–I/O4	Data input/output
WE	Write enable
CS	Chip select
OE (for HM6709SH only)	Output enable
V _{SS}	Ground
V _{CC}	Power supply
NC	No connection

Pin Arrangement



HM6708SH/HM6709SH Series

Block Diagram



Function Table (HM6708SH)

Input

\overline{CS}	\overline{WE}	Mode	I/O pin	V_{CC} current	Reference cycle
H	X	Not selected	High Z	I_{SB}, I_{SB1}	—
L	H	Read	Data out	I_{CC}, I_{CC1}	Read cycle (2), (3)
L	L	Write	Data in	I_{CC}, I_{CC1}	Write cycle (1), (2)

Function Table (HM6709SH)

Input

CS	\overline{WE}	\overline{OE}	Mode	I/O pin	V_{CC} current	Reference cycle
H	X	X	Not selected	High Z	I _{SB} , I _{SB1}	—
L	H	H	Output disable	High Z	I _{CC} , I _{CC1}	—
L	H	L	Read	Data out	I _{CC} , I _{CC1}	Read cycle (1), (2), (3)
L	L	H	Write	Data in	I _{CC} , I _{CC1}	Write cycle (1), (2), (3), (4)
L	L	L	Write	Data in	I _{CC} , I _{CC1}	Write cycle (5), (6)

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage with respect to V _{SS} pin	V _{CC}	-0.5 to +7.0	V
Terminal voltage with respect to V _{SS} pin	V _T	-0.5 to V _{CC} + 0.5	V
Power dissipation	P _T	1.0	W
Operating temperature range	T _{opr}	0 to +70	°C
Storage temperature range (with bias)	T _{stg} (Bias)	-10 to +85	°C
Storage temperature range	T _{stg}	-55 to +125	°C

For the AC and DC specifications shown in these tables, the devices were tested with a minimum transverse air flow exceeding 500 linear feet per minute.

Recommended DC Operating Conditions (0°C ≤ T_a ≤ 70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
	V _{SS}	0.0	0.0	0.0	V
Input high voltage	V _{IH}	2.2	—	V _{CC} + 0.5	V
Input low voltage	V _{IL}	-3.0 ¹	—	0.8	V

Note: 1. Pulse width 10 ns, DC: -0.5 V

HM6708SH/HM6709SH Series

DC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

HM6708SH/HM6709SH

Parameter	Symbol	-10			-12			Unit	Test conditions
		Min	Typ ^{*1}	Max	Min	Typ ^{*1}	Max		
Input leakage current	$ I_{LI} $	—	—	2	—	—	2	μA	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = 0 \text{ V}$ to V_{CC}
Output leakage current	$ I_{LO} $	—	—	10	—	—	10	μA	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$, $\overline{WE} = V_{IL}$, $V_{IO} = 0 \text{ V}$ to V_{CC}
Operating power supply current	I_{CC}	—	60	100	—	60	100	mA	$\overline{CS} = V_{IL}$, $I_{IO} = 0 \text{ mA}$
Average operating current	I_{CC1}	—	130	180	—	120	175	mA	Min. cycle, $I_{IO} = 0 \text{ mA}$
Standby power supply current	I_{SB}	—	—	40	—	—	40	mA	$\overline{CS} = V_{IH}$, $V_{IN} = V_{IH}$ or V_{IL}
	I_{SB1}	—	—	30	—	—	30	mA	$\overline{CS} \geq V_{CC} - 0.2 \text{ V}$, $V_{IN} \leq 0.2 \text{ V}$ or $V_{IN} \geq V_{CC} - 0.2 \text{ V}$
Output low voltage	V_{OL}	—	—	0.4	—	—	0.4	V	$I_{OL} = 8 \text{ mA}$
Output high voltage	V_{OH}	2.4	—	—	2.4	—	—	V	$I_{OH} = -4 \text{ mA}$

Note: 1. Typical limits are: $V_{CC} = 5.0 \text{ V}$, $T_a = 25^\circ\text{C}$, and specified loading.

Capacitance ($T_a = 25^\circ\text{C}$, $f = 1 \text{ MHz}$)


Parameter	Symbol	Max	Unit	Test condition
Input capacitance	C_{in}^{*1}	6	pF	$V_{in} = 0 \text{ V}$
Output capacitance	C_{IO}^{*1}	10	pF	$V_{IO} = 0 \text{ V}$

Note: 1. This parameter is sampled and is not 100% tested.

AC Characteristics ($V_{CC} = 5\text{ V} \pm 10\%$, $T_a = 0^\circ\text{C}$ to $+70^\circ\text{C}$ unless otherwise noted)

Test Conditions

- Input pulse levels: V_{SS} to 3.0 V
- Input timing reference levels: 1.5 V
- Output load: See figure
- Input rise and fall times: 4 ns
- Output reference levels: 1.5 V



2

Read Cycle

		HM6708SH/HM6709SH				
		-10		-12		
Parameter	Symbol	Min	Max	Min	Max	Unit
Read cycle time	t_{RC}	10	—	12	—	ns
Address access time	t_{AA}	—	10	—	12	ns
Chip select access time	t_{ACS}	—	10	—	12	ns
Chip selection to output in low Z	$t_{LZ}^{*1, *2}$	3	—	3	—	ns
Output enable to output valid	t_{OE}^{*3}	—	5	—	6	ns

HM6708SH/HM6709SH Series

Read Cycle (cont)

Parameter	Symbol	HM6708SH/HM6709SH				Unit
		-10		-12		
		Min	Max	Min	Max	
Output enable to output in low Z	$t_{OLZ}^{*1, *2, *3}$	0	—	0	—	ns
Chip deselection to output in high Z	$t_{HZ}^{*1, *2}$	0	5	0	5	ns
Output hold from address change	t_{OH}	3	—	3	—	ns

- Notes:
1. This parameter is sampled and is not 100% tested.
 2. Transition is measured ± 200 mV from steady state voltage with specified loading in Load (B).
 3. These parameters are for HM6709SH.


Write Cycle

Parameter	Symbol	HM6708SH/HM6709SH				Unit
		-10		-12		
		Min	Max	Min	Max	
Write cycle time	t_{WC}^{*1}	10	—	12	—	ns
Chip selection to end of write	t_{CW}	8	—	9	—	ns
Address valid to end of write	t_{AW}	10	—	11	—	ns
Address setup time	t_{AS}	0	—	0	—	ns
Write pulse width	t_{WP}	8	—	9	—	ns
Write recovery time	t_{WR}	0	—	0	—	ns
Data valid to end of write	t_{DW}	6	—	6	—	ns
Data hold time	t_{DH}	0	—	0	—	ns
Write enable to output in high Z	$t_{WZ}^{*2, *3}$	0	5	0	6	ns
Output disable to output in high Z	$t_{OHZ}^{*2, *3, *4}$	0	6	0	6	ns
Output active from end of write	$t_{OW}^{*2, *3}$	3	—	3	—	ns


- Notes:
1. All write cycle timings are referenced from the last valid address to the first transitioning address.
 2. This parameter is sampled and is not 100% tested.
 3. Transition is measured ± 200 mV from steady state voltage with loading specified in Load (B).
 4. These parameters are for HM6709SH.

Timing Waveforms


Read Cycle 1



Read Cycle 2




Write Cycle 2 ($\overline{OE} = H, \overline{CS}$ controlled)



Note: 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} (t_{WP}).


Write Cycle 3 ($\overline{OE} =$ clocked, \overline{WE} controlled)




Notes: 1. A write occurs during the overlap of a low \overline{CS} and a low \overline{WE} (t_{WP}).
 2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

HM6708SH/HM6709SH Series

Write Cycle 4 (\overline{OE} = clocked, \overline{CS} controlled)



Write Cycle 5 (\overline{OE} = L, \overline{WE} controlled)



Write Cycle 6 ($\overline{OE} = L$, \overline{CS} controlled)

