



## N-Channel 100-V (D-S) MOSFET

### PRODUCT SUMMARY

$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
100	0.170 @ $V_{GS} = 10$ V	2.4
	0.185 @ $V_{GS} = 6.0$ V	2.3

### FEATURES

- High-Efficiency PWM Optimized
- 100%  $R_g$  Tested



Ordering Information: Si3430DV-T1

N-Channel MOSFET

### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	5 secs	Steady State	Unit
Drain-Source Voltage	$V_{DS}$	100		V
Gate-Source Voltage	$V_{GS}$			
Continuous Drain Current ( $T_J = 175^\circ\text{C}$ ) <sup>a</sup>	$I_D$	2.4	1.8	A
		1.7	1.3	
Pulsed Drain Current	$I_{DM}$	8		A
Avalanche Current	$I_{AR}$	6		
Repetitive Avalanche Energy (Duty Cycle $\leq 1\%$ )	$E_{AR}$	1.8		mJ
Continuous Source Current (Diode Conduction) <sup>a</sup>	$I_S$	1.7	1.0	A
Maximum Power Dissipation <sup>a</sup>	$P_D$	2.0	1.14	W
		1.0	0.59	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150		°C

### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a</sup>	$R_{thJA}$	45	62.5	°C/W
		90	110	
Maximum Junction-to-Foot (Drain)	$R_{thJF}$	25	30	

Notes

a. Surface Mounted on 1" x 1" FR4 Board.



**SPECIFICATIONS ( $T_J = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**







Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2			V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$		1		$\mu\text{A}$
		$V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 85^\circ\text{C}$		25		
On-State Drain Current <sup>a</sup>	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$	8			A
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 2.4 \text{ A}$		0.148	0.170	$\Omega$
		$V_{GS} = 6.0 \text{ V}, I_D = 2.3 \text{ A}$		0.160	0.185	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15 \text{ V}, I_D = 2.4 \text{ A}$	7			S
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = 1.7 \text{ A}, V_{GS} = 0 \text{ V}$		0.8	1.2	V
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	$Q_g$	$V_{DS} = 50 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 2.4 \text{ A}$		5.5	6.6	nC
Gate-Source Charge	$Q_{gs}$			1.5		
Gate-Drain Charge	$Q_{gd}$			1.4		
Gate Resistance	$R_g$	$V_{DD} = 50 \text{ V}, R_L = 50 \Omega$ $I_D \approx 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 6 \Omega$	1		4	$\Omega$
Turn-On Delay Time	$t_{d(\text{on})}$			9	20	ns
Rise Time	$t_r$			11	20	
Turn-Off Delay Time	$t_{d(\text{off})}$			16	30	
Fall Time	$t_f$			9	20	
Gate Resistance	$R_g$			2.8		$\Omega$
Source-Drain Reverse Recovery Time	$t_{rr}$	$V_{GS} = 0.1 \text{ V}, f = 5 \text{ MHz}$		50	80	ns

Notes

- a. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .
- b. Guaranteed by design, not subject to production testing.

**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**



**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**
**On-Resistance vs. Drain Current**

**Capacitance**

**Gate Charge**

**On-Resistance vs. Junction Temperature**

**Source-Drain Diode Forward Voltage**

**On-Resistance vs. Gate-to-Source Voltage**


**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

