




MAS 35xyG

Sept/2004



MAS 35xyG

MIDI Synthesizer / Compressed-Audio and Speech Decoder

The MAS 35xyG is a single-chip MIDI synthesizer with compressed audio and speech decoder features, designed for implementation within portable applications. The MAS 35xyG includes a DSP engine with embedded RAM and ROM. It provides flexible digital interfaces for serial and parallel data input and serial data output. A program download option allows the support of additional functionalities. Furthermore, the MAS 35xyG has integrated power management and power-down functions.

General Features

- ◆ High-performance RISC DSP core
- ◆ On-chip PLL. All clocks generated on-chip
- ◆ Power management functions, low power consumption
- ◆ Supply voltage 2.2... 3.5 V
- ◆ I/O voltage range down to 1.8 V ±5%
- ◆ Additional functionality via download software
- ◆ LFBGA40 package (6.0 × 8.0 × 1.24 mm)

MIDI Synthesizer

- ◆ General MIDI Level 1 (GM1) compatible
- ◆ General MIDI Lite (GML) compatible
- ◆ Scalable Polyphony MIDI (SP-MIDI) compatible
- ◆ MIDI parser
- ◆ MIDI wavetable mono/stereo synthesizer
- ◆ 128 GM melodic instruments and 47 percussion sounds
- ◆ 16 MIDI channel playback
- ◆ Up to 40-voice polyphony
- ◆ 22 kHz sampling rate
- ◆ Per voice or per channel LFO for vibrato, tremolo, or filter modulation
- ◆ Per voice ADSR amplitude envelope
- ◆ Per voice ADSR modulation envelope for pitch or filter
- ◆ Pitch tuning and modulation
- ◆ Amplitude gain adjustments and modulation

Audio Processing

- ◆ MP3 decoder
- ◆ Extension to MPEG 2 Layer 3 for low sampling rates ('MPEG 2.5')
- ◆ ADPCM decoder
- ◆ Fixed and variable bit rates
- ◆ Intelligent power management
- ◆ Input of compressed digital data as serial bit stream, or in parallel format
- ◆ Serial PCM audio output
- ◆ Automatic Volume Control (AVC)

Interfaces

- ◆ I²C control interface
- ◆ Serial data input modes: I²S, SSI, SPI
- ◆ Alternative data input via I²C
- ◆ Parallel handshake bit stream input
- ◆ Serial bypass for PCM (low power)
- ◆ GPIO
 - Up to 12 pins available
 - Current drive: max. 2 mA per pin
 - Push-pull output, Schmitt trigger input
 - Typical I²C response delay <1 ms

MAS 35xyG

Sept/2004

Product Range

Table 1: MAS 35xyG Family

Feature	3505	3515	3520
MIDI+ADPCM	•	•	–
MP3	–	•	•

GPIO Use Case Examples

- ◆ Embedded MIDI SysEx messages for LED toggling
- ◆ Key detection/keyboard matrix
- ◆ Status LED, MP3 LED effects
- ◆ Chip selection, media card detection

System Architecture

The main functional blocks of the MAS 35xyG are the MIDI synthesizer and the compressed audio and speech decoder. The MAS 35xyG also contains the clock generation and a power management circuitry. The flexible serial input interface of the MAS 35xyG can be driven in I²S, TI-SS1, and Motorola-SPI mode. The data can either be sent in blocks with sizes in the range between 32 to 1186 Bytes (block mode), or as long as the data request pin is set (continuous mode).

The MAS 35xyG architecture provides a flexible combination of firmware stored in ROM and RAM. The MIDI and audio decoder firmware, being placed in the ROM, provides fast and easy access to the synthesizer and audio/speech decompression functions. Additional software modules can be downloaded for increased or alternative functionality.




Fig. 1: Application: Audio enhancement in a mobile phone




Fig. 2: Block diagram of the MAS 35xyG

All information and data contained in this product information are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Product or development sample availability and delivery are exclusively subject to our respective order confirmation form. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.

Edition Sept. 27, 2004; Order No. 6251-590-5PI