

Evaluation Board Data Sheet for the CS8415A

Features

- CS8415A Digital Audio Receiver
- CS8405A Digital Audio Transmitter
- Receives and transmits AES/EBU, S/PDIF and EIAJ-340 compatible digital audio
- Analog 5 Volt supply.
- Digital 5 Volt or 3 Volt supply
- Crystal supplied to allow transmitter to operate at 48 kHz sample rate
- Digital patch area

Description

The CDB8415A is designed to allow easy evaluation of the CS8415A and CS8405A. The board is set up for easy connection to an Audio Precision or a Rohde and Schwarz test system.

Input and output data may independently be set to either AES/EBU or S/PDIF in optical or coaxial physical formats.

Windows 98 PC software provides a GUI interface to make configuration easy. The software communicates through the PC's Parallel port to control the internal registers so that all the possible software modes of the CS8415A and CS8405A may be tested.

ORDERING INFORMATION

CDB8415A

Evaluation Board



Preliminary Product Information This document contains information for a new product. Cirrus Logic reserves the right to modify this product without notice.

P.O. Box 17847, Austin, Texas 78760 (512) 445 7222 FAX: (512) 445 7581 http://www.cirrus.com

Copyright © Cirrus Logic, Inc. 2000 (All Rights Reserved)



TABLE OF CONTENTS

1. OVERVIEW	3
1.1 CS8415A an CS8405A	3
1.2 Parallel Port	3
1.3 Serial Digital Inputs	3
1.4 Serial Digital Outputs	3
1.5 Three Wire Serial Input and Output	3
1.6 Micro-Controller Serial Ports	3
1.7 Crystal Oscillators	3
1.8 LED Function Indicators	3
2. CDB8415A.EXE QUICK START GUIDE	5
2.1 Setting up the hardware:	5
2.2 Installing the software:	5
2.3 Starting up the software:	5
2.4 Starting up the Hardware:	5
3. CDB8415A.EXE USER'S GUIDE	6
3.1 Main Window	6

LIST OF FIGURES

Figure 1. CDB8415A Main Control Panel	6
Figure 2. CDB8415A Control Panel	7
Figure 3. CDB8405A Control Panel	7
Figure 4. Advanced Control Panel	8
Figure 5. Parallel Port	9
Figure 6. Power Supplies	10
Figure 7. 8415A Receiver	11
Figure 8. CS8405A Transmitter	12
Figure 9. Silkscreen	13
Figure 10. Top PCB	14
Figure 11. Bottom PCB	15

LIST OF TABLES

Table 1. System Connections	. 4
Table 2. CDB8415A Jumper Settings	. 4

Contacting Cirrus Logic Support

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at: http://www.cirrus.com/corporate/contacts/

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third paties. This document is the property of Cirrus Logic, Inc. and implies no license under patents, copyrights, trademarks, or trade secrets. No part of this publication may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Items from any Cirrus Logic website or disk may be printed for use by the user. However, no part of the printout or electronic files may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Furthermore, no part of this publication may be used as a basis for manufacture or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.



1. OVERVIEW

The CDB8415A evaluation board contains a CS8415A and a CS8405A and the supporting circuitry necessary for them to operate. The input and output options include AES3 and S/PDIF in optical and coaxial formats. In software mode, the control registers of the CS8415A and CS8405A are set through the parallel port of a PC by a Windows 98 based program to control the configuration.

1.1 CS8415A an CS8405A

The features and functions of the CS8415A and the CS8405A are described in their data sheets.

1.2 Parallel Port

To use the CS8415 A and CS8405A on the board in software mode, the parallel port on the upper right hand side of the board should be connected to the parallel port of the PC running the CDB8415A control software. In software mode remember to enable the clocks in both parts from the configuration software.

1.3 Serial Digital Inputs

The left hand end of the board is occupied by a row of serial digital audio input connectors. In hardware mode, the user may select from the optical connector, the XLR connector, or the first RCA jack. Only one of these inputs should be connected at a time. In software mode the user has access to these inputs and to the S/PDIF multiplexer. In the multiplexer mode jack J17, labeled OPT, should be jumpered in the enable position. The user can provide inputs to any or all of the seven RCA input jacks. The active input is selected by setting the three least significant bits of Control Register 2. **Please note that the current version of the board has a layout error. Jacks 6 and 7 are reversed.**

1.4 Serial Digital Outputs

On the upper right hand side of the board are the three serial digital audio outputs. The Optical S/PDIF output is always enabled. The user may

also choose to enable either the coaxial S/PDIF output or the XLR AES3 output.

1.5 Three Wire Serial Input and Output

Jacks J32 and J51 are provided so the user may access the three wire serial ports of the receiver and transmitter. The purpose of these ports is to allow the user to connect his external circuitry to the receiver and transmitter. A flat jumper cable is also provided to allow the output of the receiver to drive the input of the transmitter. This allows the user to operate the board in transceiver mode.

1.6 Micro-Controller Serial Ports

Headers J6 and J37 provide access to the serial control ports of the CS8415A and the CS8405A. Each jack has four serial control lines, a reset line, and an interrupt line. This allows the user to connect an external MCU of his choice to carry out testing and software development. These ports are in the same format as the header on the CDB8420 or the CDB8427. These two boards use an Atmel AVR microcontroller that can be patched in to communicate with the parts on this board. Another alternative is to patch in the development board of the MCU of your choice.

1.7 Crystal Oscillators

Oscillator U7 provides the Output Master Clock for the CS8405A. The crystal oscillator on the board is mounted in pin sockets that allow it to be removed or replaced. The board is shipped with a 12.288 MHz crystal oscillator stuffed at U7 which sets the output sampling rate to 48 kHz.

1.8 LED Function Indicators

LEDs D3 and D4 on the middle left hand side of the board allow the user to monitor the receiver status. LED D4 is connected to the RERR pin of the CS8415A and LED3 is connected to NVERR. See the CS8415A data sheet for an explanation of the errors that activate each of these outputs.



CONNECTOR	INPUT/OUTPUT	SIGNAL PRESENT	
+5V	Input	+5 Volt Analog power	
+3.3V-5V	Input	+3.3 to 5.0 Volt Digital power	
GND	Input	Ground connection from power supply	
OPTICAL INPUT	Input	Digital Audio Interface optical input	
S/PDIF INPUT	Input	Digital Audio Interface coaxial input	
AES3 INPUT	Input	ut Digital Audio Interface XLR input	
PARALLEL PORT	Input/Output	Input/Output Parallel port for connection to parallel port of PC	
OPTICAL OUTPUT	OUTPUT Output Digital Audio Interface optical output (always active)		
S/PDIF OUTPUT	DIF OUTPUT Output Digital Audio Interface coaxial output		
AES3 OUTPUT	Output	Digital Audio Interface XLR output	
J32	Input/Output	I/O for RMCLK, ISCLK, ILRCK, and SDIN	
J51	Input/Output	I/O for OLRCK, OSCLK, OMCK, and SDOUT	
J6	Input/Output	12-pin header for CS8415A control from external μ C	
J37	Input/Output	12-pin header for CS8405A control from external μ C	

Table 1. System Connections

JUMPER	PURPOSE	POSITION	FUNCTION SELECTED
J7	Selects physical format of digital	AES3 & S/PDIF	Specifies input as either AES3 or S/PDIF
	audio interface input	OPTICAL	Specifies input as OPTICAL
J16	Enables AES3 INPUT	ENABLE	AES3 INPUT enabled
		DISABLE	AES3 INPUT disabled
J18	Enables S/PDIF INPUT	ENABLE	S/PDIF INPUT enabled
		DISABLE	S/PDIF INPUT disabled
J17	Enables OPTICAL INPUT	ENABLE	OPTICAL INPUT enabled
		DISABLE	OPTICAL INPUT disabled
J46	Selects physical format of digital	AES3	Specifies output as AES3 XLR
	audio interface output	S/PDIF	Specifies output as S/PDIF coaxial
J49	Enables S/PDFIF OUTPUT	ENABLE	S/PDIF OUTPUT enabled
		DISABLE	S/PDIF OUTPUT disabled
J42	Choose HARDWARE/SOFTWARE	Н	Enables hardware mode
		S	Enables software mode

Table 2. CDB8415A Jumper Settings



2. CDB8415A.EXE QUICK START GUIDE

2.1 Setting up the hardware:

- Check to make sure the flat three wire cable is connected from SDOUT, OLRCK, and OSCLK of J32 to SDIN, ILRCK, and ISCLK of J51.
- 1) Connect the Analog and Digital supplies of CDB8415A to a 5V DC power supply.
- 2) Set: J7 to OPT, and J17, OPT to Enable.
- 3) Set J55 to Receiver
- 4) Connect the CDB8415A to the PC parallel port using the parallel cable provided.
- 5) Apply power to the board.
- 6) Press the RESET switch (S5).

2.2 Installing the software:

- 1) Create a directory called CDB8415A anywhere on your system.
- 2) Copy CDB8415A.exe into this directory.
- 3) If you do not already have them, copy the in-

cluded DLLs msvcrt.dll and mfc42.dll into your \Windows\System directory.

4) If desired, create a shortcut to CDB8415A.exe on your desktop.

At this point, you are ready to start up the software.

2.3 Starting up the software:

- 1) Double-click on CDB8415A.exe or its shortcut.
- 2) Click on the button on the lower right labeled Advanced.
- 3) Select the LPT port you are using to connect to the CDB8415.
- 4) Shut down the application, reset the board, and then restart the application.

2.4 Starting up the Hardware:

- 1) Click to enable the clocks for the CS8405A and click to enable the clocks for the CS8415A.
- Check the performance of the board by doing an FFT with a -1dBFS 1kHz sine wave for input at a 48kHz sample rate using the optical input and optical output.



3. CDB8415A.EXE USER'S GUIDE

3.1 Main Window

The CDB8415A Control Panel allows you to view the configuration of the CS8415A and the CS8405A. A limited set of controls are available for each part, including control of the enable clocks function (RUN bit in the Clock Control register) for each part. Clicking the left mouse button on either the CS8405A button or the CS8415A button will bring up a contol panel containing all the register bits relevant to that part. Clicking on the Advanced button at the lower right brings up the Advanced mode control panel. In Advanced mode you may read and write hex values into specified registers in either part. Changes made on the CS8405A or CS8415A control panels will also be immediately reflected in the Main Window, so you may wish to arrange them so that they do not obscure each other. Of particular use are the windows displaying the serial input formats of the two chips.



Figure 1. CDB8415A Main Control Panel



CS8415A Controls
Clocking Controls Enable Clocks RMCK output frequency: © 256 Fs © 128 Fs RMCK outputs OMCK in absence of input to the receiver Bypass PLL (RMCK becomes an input)
Receiver Controls Mute Serial Output Use AES3 input pin: Mono Mode On Receiver error: Image: Note the sample include
Serial Audio Format Generate SCLK/LRCK SCLK frequency: © 64 Fs © 128 Fs Data justification: © Left Image: Delay MSB by one SCLK © Right Resolution: © 24-bit © 20-bit © 16-bit Image: Source SDIN on falling edges of SCLK © AES3 Direct Image: SDIN data is for right channel when LRCK is high
<u>C</u> lose

Figure 2. CDB8415A Control Panel

CS8405A Controls	×
Clocking Controls Enable Clocks OMCK frequency: C 256 Fs C 384 Fs C 512 Fs	
Transmitter Controls Mute Transmitter Ground Transmitter Mono Mode Duplicate Set V(alidity) bit Duplicate Channel Status data	
Serial Audio Format Generate SCLK/LRCK SCLK frequency: © 64 Fs C 128 Fs Data justification: © Left Delay MSB by one SCLK C Right Resolution: © 24-bit O 20-bit O 16-bit Sample SDIN on falling edges of SCLK SDIN data is for right channel when LRCK is high	
<u><u>C</u>lose</u>	

Figure 3. CDB8405A Control Panel



Advanced Options	×
CS8405A	Mode SPI I ² C
Register: 01 <u>R</u> ead	
Data: <u>W</u> rite	
Parallel Port Address • LPT1 (378h) C LPT2 (278h)	C LPT3 (3BCh)

Figure 4. Advanced Control Panel





Figure 5. Parallel Port





Figure 7. 8415A Receiver

1





12

HDR3X1

S/PDIF

J49

C33

22pF

÷



SILKSCREEN TOP

SOLDERMASK BOTTOM



CDB8415A

Figure 9. Silkscreen



TOP SIDE



DS470DB1

CDB8415A



BOTTOM SIDE



CDB8415A

