# **Power MOSFET** 110 Amps, 24 Volts

## **N-Channel DPAK**

#### **Features**

- Planar HD3e Process for Fast Switching Performance
- Low R<sub>DS(on)</sub> to Minimize Conduction Loss
- Low Ciss to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High-Efficiency DC-DC Converters

### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	24	Vdc
Gate-to-Source Voltage - Continuous	$V_{GS}$	±20	Vdc
Thermal Resistance - Junction-to-Case Total Power Dissipation @ T <sub>A</sub> = 25°C Drain Current - Continuous @ T <sub>A</sub> = 25°C, Chip - Continuous @ T <sub>A</sub> = 25°C, Limited by Package	R <sub>θJC</sub> P <sub>D</sub> I <sub>D</sub> I <sub>D</sub>	1.35 92.5 110 110	°C/W W A A
<ul> <li>Continuous @ T<sub>A</sub> = 25°C,</li> <li>Limited by Wires</li> <li>Single Pulse (t<sub>p</sub> = 10 μs)</li> </ul>	I <sub>D</sub>	32 110	A A
Thermal Resistance - Junction-to-Ambient (Note 1) - Total Power Dissipation @ T <sub>A</sub> = 25°C - Drain Current - Continuous @ T <sub>A</sub> = 25°C	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub>	52 2.4 17	°C/W W A
Thermal Resistance - Junction-to-Ambient (Note 2) - Total Power Dissipation @ T <sub>A</sub> = 25°C - Drain Current - Continuous @ T <sub>A</sub> = 25°C	R <sub>θJA</sub> P <sub>D</sub> I <sub>D</sub>	100 1.25 12	°C/W W A
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C
Single Pulse Drain-to-Source Avalanche Energy - Starting $T_J = 25^{\circ}\text{C}$ ( $V_{DD} = 50 \text{ Vdc}, V_{GS} = 10 \text{ Vdc},$ $I_L = 15.5 \text{ Apk}, L = 1.0 \text{ mH}, R_G = 25 \Omega$ )	E <sub>AS</sub>	120	mJ
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

- 1. When surface mounted to an FR4 board using the minimum recommended pad size.

  2. When surface mounted to an FR4 board using 0.5 sq. in. drain pad size.




## ON Semiconductor®

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX
24 V	$3.7~\mathrm{m}\Omega$ @ $4.5~\mathrm{V}$	110 A


## N-Channel




DPAK (Surface Mount) STYLE 2

**DPAK** (Straight Lead) STYLE 2

### MARKING DIAGRAM **& PIN ASSIGNMENTS**





= Year = Work Week WW 110N02R = Device Code

## **ORDERING INFORMATION**

Device	Package	Shipping
NTD110N02R	DPAK	75 Units/Rail
NTD110N02RT4	DPAK	2500/Tape & Reel
NTD110N02R-1	DPAK Straight Lead	75 Units/Rail

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Characteristic			Min	Тур	Max	Unit	
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage (Note 3) $(V_{GS}=0\ Vdc,\ I_D=250\ \mu Adc)$ Positive Temperature Coefficient			24	28 15	-	Vdc mV/°C	
Zero Gate Voltage Drain Current (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc) (V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc, T <sub>J</sub> = 125°C)					1.5 10	μAdc	
Gate-Body Leakage Current (V	$I_{GS} = \pm 20 \text{ Vdc}, V_{DS} = 0 \text{ Vdc}$	$I_{GSS}$	-	=	±100	nAdc	
ON CHARACTERISTICS (Note 3	3)						
Gate Threshold Voltage (Note 3) (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc) Negative Threshold Temperature Coefficient			1.0	1.5 5.0	2.0	Vdc mV/°C	
Static Drain-to-Source On-Resistance (Note 3) $ (V_{GS} = 10 \text{ Vdc}, I_D = 110 \text{ Adc}) $ $ (V_{GS} = 4.5 \text{ Vdc}, I_D = 55 \text{ Adc}) $ $ (V_{GS} = 10 \text{ Vdc}, I_D = 20 \text{ Adc}) $ $ (V_{GS} = 4.5 \text{ Vdc}, I_D = 20 \text{ Adc}) $			- - - -	3.7 4.9 3.7 4.7	- - 4.6 6.2	mΩ	
Forward Transconductance (V <sub>D</sub>	<sub>IS</sub> = 10 Vdc, I <sub>D</sub> = 15 Adc) (Note 3)	9FS	-	44	-	Mhos	
DYNAMIC CHARACTERISTICS			•	•	•	•	
Input Capacitance Output Capacitance	(V <sub>DS</sub> = 20 Vdc, V <sub>GS</sub> = 0 Vdc,	C <sub>iss</sub>	-	2710 1105	3440 1670	pF	
Transfer Capacitance	f = 1.0 MHz)	C <sub>rss</sub>	-	227	640	1	
SWITCHING CHARACTERISTIC	S (Note 4)		•		•	•	
Turn-On Delay Time		t <sub>d(on)</sub>	-	11	22	ns	
Rise Time	(V <sub>GS</sub> = 10 Vdc, V <sub>DD</sub> = 10 Vdc,	t <sub>r</sub>	-	39	80	]	
Turn-Off Delay Time	$I_D = 40 \text{ Adc}, R_G = 3.0 \Omega$	t <sub>d(off)</sub>	-	27	40		
Fall Time		t <sub>f</sub>	-	21	40		
Gate Charge		$Q_{T}$	-	23.6	28	nC	
	(V <sub>GS</sub> = 4.5 Vdc, I <sub>D</sub> = 40 Adc, V <sub>DS</sub> = 10 Vdc) (Note 3)	Q1	-	5.1	-		
	V <sub>DS</sub> = 10 Vds/ (116.6 s)	Q2	-	11	-		
SOURCE-DRAIN DIODE CHAR	ACTERISTICS						
Forward On-Voltage	$(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 3)}$ $(I_S = 55 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 20 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	$V_{SD}$		0.82 0.99 0.65	1.2 - -	Vdc	
Reverse Recovery Time		t <sub>rr</sub>	-	36.5	-	ns	
•	$(I_S = 30 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 3)}$	t <sub>a</sub>	-	17.7	-		
	uig/ut = 100 Α/μs) (Note 3)	t <sub>b</sub>	-	18.8	-	1	
Reverse Recovery Stored Charge		Q <sub>rr</sub>	-	0.024	-	μC	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.





Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Drain Current and Temperature

Figure 4. On-Resistance versus Drain Current and Temperature







Figure 5. On-Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current versus Voltage



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance

Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area





Figure 12. Thermal Response

## INFORMATION FOR USING THE DPAK SURFACE MOUNT PACKAGE

## RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS


Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to ensure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



## **PACKAGE DIMENSIONS**

DPAK CASE 369C-01 ISSUE O





	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.235	0.245	5.97	6.22	
В	0.250	0.265	6.35	6.73	
С	0.086	0.094	2.19	2.38	
D	0.027	0.035	0.69	0.88	
E	0.018	0.023	0.46	0.58	
F	0.037	0.045	0.94	1.14	
G	0.180 BSC		4.58 BSC		
Н	0.034	0.040	0.87	1.01	
J	0.018	0.023	0.46	0.58	
K	0.102	0.114	2.60	2.89	
L	0.090	BSC	2.29	2.29 BSC	
R	0.180	0.215	4.57	5.45	
S	0.025	0.040	0.63	1.01	
U	0.020		0.51		
٧	0.035	0.050	0.89	1.27	
Ζ	0.155		3.93		

- STYLE 2: PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

#### PACKAGE DIMENSIONS

### **DPAK** CASE 369D-01 **ISSUE O**





#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090 BSC		2.29 BSC	
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3.93	

### STYLE 2:

- PIN 1. GATE
  - DRAIN 2.
  - SOURCE DRAIN

ON Semiconductor and War registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051

Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.