# SONY

# CXA1372BQ/BS

# **RF Signal Processing Servo Amplifier for CD Player**

## **Description**

The CXA1372BQ/BS is a bipolar IC developed for RF signal processing (focus OK, mirror, defect detection, EFM comparator) and various servo control.

#### **Features**


- Dual ±5V and single 5V power supplies
- Low power consumption
- · Fewer external parts
- Disc defect countermeasure circuit
- Fully compatible with the CXA1182 for microcomputer software

## **Functions**

- Auto asymmetry control
- Focus OK detection circuit
- · Mirror detection circuit
- Defect detection, countermeasure circuit
- EFM comparator
- · Focus servo control
- Tracking servo control
- Sled servo control

#### Structure

Bipolar silicon monolithic IC



# Absolute Maximum Ratings (Ta = 25°C)

• Supply voltage Vcc - VEE 12 V

Operating temperature

Topr -20 to +75 °C

Storage temperature

Tstg -65 to +150 °C

Allowable power dissipation

Pp 457 (CXA1372BQ) mW 833 (CXA1372BS) mW

# **Recommended Operating Conditions**

 Vcc - VEE
 3.6 to 11
 V

 Vcc - DGND
 3.6 to 5.5
 V


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

**– 1** *–* 

8382383 0011629 117 📟

E95927A67-PS


# **Block Diagram**




-2-■ 8382383 0011630 939 **■** 

# **Pin Configuration**

## **CXA1372BQ**



# **CXA1372BS**



-3-■ 8382383 0011631 875 ■

## **Pin Description**

No				
s	Symbol	1/0	Equivalent circuit	Description
7	vc	ı		Center voltage input. For dual power supplies: GND For single power supply: (Vcc + GND)/2
8	FGD		2 Vcc 147 ₹ 48k W ₹ 130k 20μA	Connects a capacitor between this pin and Pin 3 to cut high-frequency gain.
9	FS3	1	3 46k 580k W	The high-frequency gain of the focus servo is switched through FS3 ON and OFF.
10	FLB		40k W W	External time constant to boost the low frequency of the focus servo.
11	FEO	0		Focus drive output.
17	TAO	0	(5) A 250µA W 250µA	Tracking drive output.
20	SLO	0	₹ 12.5µА	Sled drive output.
12	FE-		6 ¥90k W ¥40k 2.5µA	Inverted input for focus amplifier.
	7 8 9 10 11 17 20	S         Symbol           7         VC           8         FGD           9         FS3           10         FLB           11         FEO           17         TAO           20         SLO	Symbol I/O 7 VC I 8 FGD I 9 FS3 I 10 FLB I 11 FEO O 17 TAO O 20 SLO O	S Symbol I/O Equivalent circuit  7 VC

**8382383 0011632 701** 

Pin Q	No.	Symbol	1/0	Equivalent circuit	Description
7	13	SRCH	ı	7 147 50k 3.5μA 11μA	External time constant for forming the focus search waveforms.
8	14	TGU	1	8	External time constant for selecting the tracking high-frequency gain.
9	15	TG2	ı	9 147 470k \$	External time constant for selecting the tracking high-frequency gain.
12	18	TA-	ı	147 ₹90k ₹ 11µA	Inverted input for tracking amplifier.
13	19	SL+	I	10k W	Non-inverted input for sled amplifier.
15	21	SL-	ı	147 W 3µA 222µA	Inverted input for sled amplifier.

-5-■ 8382383 DO11633 648 ■

Pin	No.				
Q	s	Symbol	1/0	Equivalent circuit	Description
16	22	FSET	1	147 W 15k ≨15k	Sets the peak frequency of focus tracking phase compensation.
17	23	ISET	1	147	Current is input to determine focus search, track jump, and sled kick level.
18	24	SSTOP	1	147 W	Limit SW ON/OFF signal detection for disc innermost track detection.
20	26	DIRC	ı		Used for 1-track jump. Contains a $47k\Omega$ pull-up resistor.
21	27	LOCK	ı	20	At "Low" sled overrun prevention circuit operates. Contains a $47k\Omega$ pull-up resistor.
22	28	CLK	1	(21) ★ \$47k → 15μA (22) 147 → W	Serial data transfer clock input from CPU. (no pull-up resistor)
23	29	XLT	I	(24) <b>1</b> (25)	Latch input from CPU. (no pull-up resistor)
24	30	DATA	1		Serial data input from CPU. (no pull-up resistor)
25	31	XRST	ı		Reset input, reset at "Low". (no pull-up resistor)
26	32	C. OUT	0	Å \$20k	Track number count signal output.
27	33	SENS	0	26 WY 100k	Outputs FZC, AS, TZC and SSTOP through command from CPU.

-6-

■ 8382383 0011634 584 ■

Pin	No.	Cumbal	1/0		
Q	s	Symbol	1/0	Equivalent circuit	Description
29	35	MIRR	0	38 ± 147 W → ↑ . ★ . ↑ ↑	MIRR comparator output. (DC voltage: 10kΩ load connected)
38	44	СР	ı	29 \$ 20k \$ m	Connects MIRR hold capacitor. Non-inverted input for MIRR comparator.
34	40	CC1	0	37) ± W, + + W, □	DEFECT bottom hold output.
35	41	CC2	ı	•	Input for DEFECT bottom hold output with capacitance coupled.
30	36	DFCT	o	® ♣ 147 ♣ 39	DEFECT comparator output. (DC voltage: 10kΩ load connected)
37	43	СВ	ı	•	Connects DEFECT bottom hold capacitor.
31	37	ASY	1	3) \$\frac{147}{4} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	Auto asymmetry control input.
32	38	EFM	0	32 4.8k  Current source depending on power supply (Vcc to Dend)	EFM comparator output. (DC voltage: 10kΩ load connected)
33	39	FOK	O	33 + W - W - W - W - W - W - W - W - W - W	FOK comparator output. (DC voltage: 10kΩ load connected)

-7-■ 8382383 0011635 410 ■

Pin	No.				
Q	S	Symbol	1/0	Equivalent circuit	Description
39	45	RFI	-	40k \$ 147	Input for RF summing amplifier output with capacitance coupled.
40	46	RFO	0	(39) <del>**</del> 147 (40) <del>**</del> W	RF summing amplifier output. Check point of eye pattern.
42	48	TZC	1	147 √ 7μΑ 147 √ 75k ≶	Tracking zero-cross comparator input.
43	1	TE	ı	43 W W	Tracking error input.
44	2	TDFCT	ı	44 147 W	Connects a capacitor for time constant during defect.
45	3	ATSC	1	Vcc	Window comparator input for ATSC detection.
46	4	FZC		147 147 148 1.2k	Focus zero-cross comparator input.
47	5	FE	1	47 470k	Focus error input.
48	6	FDFCT	I	(48) 147 W	Connects a capacitor for time constant during defect.

-8-■ 8382383 0011636 357 ■

lectrical Characteristics														$(Ta = 25^{\circ}C, VCC = 2.5V, VEE = -2.5V, D. GNU = -2.5V)$	'tt = -2			, i
				S	8	ditio	ے ا				s con	digi	Measure			1	May	±
Item	Symbol	23		33 S	4 SE	2 S6	22		_	П		3 E		wavelorm and measurement		<u>i</u>	May.	5
Current consumption	<u> </u>								S				10, 36		8	19	27	ΑE
Current consumption	] [EE				_	ļ			ğ				19, 41		-24	-17	æ	mA
DC voltage gain	GFEO		<b> </b>						8				ഹ	V <sub>1</sub> = 10Hz, 100mVp-p GFEO = 20 log (VoutVin)	18.0	21.0	24.0	ф
Feedthrough	VFEOF								8				ည	SG = 10kHz, 40mVp-p Difference in gain when SD = 00 and SD = 08			-35	용
$\perp =$	9 VFE01		0	-				ļ	ĕ	~			2	V <sub>1</sub> = 0.5V <sub>DC</sub>	2.0			>
	9 VFE02		0	-	<u> </u>				ŏ	<u>~</u>			2	V <sub>1</sub> = -0.5V <sub>DC</sub>			-2.0	>
	9 VFE03		0	0					ğ	<u>~</u>			2	V <sub>1</sub> = 0.5V <sub>DC</sub>	1.2			>
	9 VFE04		0	0					ğ				2	V <sub>1</sub> = -0.5Vpc			-1.2	>
Search output voltage	e VSRCH1								8	0:			2		-640		-360	2
Search output voltage	9 VSRCH2			<del> </del>	-				8	~			2		360		940	æ
FZC threshold valu	e Vrzc								8			*	27	*(Vcc + DGND)/2 = SENS value when E4 is varied.	39	50	61	Ę.
DC voltage gain	Gтео			-	-				12	10			Ξ	$V_2 = 10Hz, -500mVp-p$ GTEO = 20 log (VoutVin)	11.6	13.3	17.6	8
Feedthrough	Vтеог			-	ļ				8				F	V <sub>2</sub> = 10kHz, 40mVp-p Difference in gain when SD = 00 and SD = 25			-39	용
Ι	Утеот		$\vdash$		0				125	<u>.</u>			11	V <sub>2</sub> = -0.5Vpc	2.0			>
<u> </u>	Э Vтео2				0				25	16			11	V <sub>2</sub> = 0.5V <sub>DC</sub>			-2.0	>
<u> </u>	э Утеоз			_	0	0			25	-			=	V <sub>2</sub> = -0.5V <sub>DC</sub>	1.2			>
	Утеоч		-	ļ	0	0		_	123				11	V <sub>2</sub> = 0.5V <sub>DC</sub>			-1.2	>
Jump output voltage	e VJUMP1							<u> </u>	×	()			11		-640		-360	<u>ڇ</u>
Jump output voltag	e VJUMP2		-	H		Ш			8		$\dashv$		-		360		640	٤
	Current consumption Current consumption Current consumption DC voltage gain DC voltage gain Max. output voltage Max. output voltage Search output voltage Search output voltage Search output voltage Search output voltage FZC threshold valu DC voltage gain DC voltage gain DC voltage gain Max. output voltage Max. output voltage Jump output voltage Jump output voltage	Item  urrent consumption  urrent consumption  DC voltage gain  Feedthrough  Max. output voltage  Max. output voltage  Search output voltage  Search output voltage  Search output voltage  Search output voltage  FZC threshold value  DC voltage gain  Feedthrough  Max. output voltage  Max. output voltage  Max. output voltage  Jump output voltage	Item Symbol S1  Irrent consumption Icc  Irrent consumption IEE  DC voltage gain GFEO  Max. output voltage VFEO1  Max. output voltage VFEO2  Max. output voltage VFEO2  Search output voltage VFEC2  Search output voltage VFEC2  DC voltage gain GTEO  FEC threshold value VFEC2  DC voltage gain GTEO  Max. output voltage VTEO2  Max. output voltage VTEO2  Max. output voltage VTEO3  Max. output voltage VTEO3  Max. output voltage VTEO3  Jump output voltage VUMP2  Jump output voltage VUMP2	rrent consumption   Icc    Irrent consumption   Icc    Irrent consumption   Icc    DC voltage gain   GFE0    Max. output voltage   VFE04   O  Max. output voltage   VFE04   O  Max. output voltage   VFE04   O  Search output voltage   VFE07   O  Feedthrough   VFE0   O  Max. output voltage   VTE04   O  Jump output voltage   VJUMP2   O  Jump output voltage   VJUMP2   O  Jump output voltage   VJUMP2   O	rrent consumption lcc rrent consumption lEE  DC voltage gain GFE0  Max. output voltage VFE03  Max. output voltage VFE04  Search output voltage VFE04  Search output voltage VFE04  CC threshold value VFE0  DC voltage gain GTE0  Feedthrough VFE04  CC threshold value VFE04  Max. output voltage VFE04  Jump output voltage VJE04  Jump output voltage VJE04  Jump output voltage VJUMP2	rrent consumption lcc rrent consumption lEE  DC voltage gain GFE0  Max. output voltage VFE03  Max. output voltage VFE04  Search output voltage VFE04  Search output voltage VFE04  CC threshold value VFE0  DC voltage gain GTE0  Feedthrough VFE04  CC threshold value VFE04  Max. output voltage VFE04  Jump output voltage VJE04  Jump output voltage VJE04  Jump output voltage VJUMP2	rrent consumption lcc rrent consumption lEE  DC voltage gain GFE0  Max. output voltage VFE03  Max. output voltage VFE04  Search output voltage VFE04  Search output voltage VFE04  CC threshold value VFE0  DC voltage gain GTE0  Feedthrough VFE04  CC threshold value VFE04  Max. output voltage VFE04  Jump output voltage VJE04  Jump output voltage VJE04  Jump output voltage VJUMP2	Item   Symbol   Symbol   St   SS   S4   S5   S6   S7	Item   Symbol   Symbol   St   S2   S3   S4   S5   S6   S7   S8	Item   Symbol   Symbol   Symbol   Symbol   Strain   Symbol   Strain   Symbol   Strain   Str	Item         Symbol         S1 S2 S3 S4 S5 S6 S7 S8 S9         S9 S6 S7 S8 S9         S9 S9         S9 S9         S9 S9 S9 S9         S9 S9 S9 S9 S9         S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S	Item         Symbol         S1 S2 S3 S4 S5 S6 S7 S8 S9         S9 S6 S7 S8 S9         S9 S9         S9 S9         S9 S9 S9 S9         S9 S9 S9 S9 S9         S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S	Item         Symbol         S1 S2 S3 S4 S5 S6 S7 S8 S9         S9 S6 S7 S8 S9         S9 S9         S9 S9         S9 S9 S9 S9         S9 S9 S9 S9 S9         S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S	Item         Symbol         S1 S2 S3 S4 S5 S6 S7 S8 S9         S9 S6 S7 S8 S9         S9 S9         S9 S9         S9 S9 S9 S9         S9 S9 S9 S9 S9         S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S9 S	Item   Symbol   Symbol   Si S2 S3 S4 S5 S6 S7 S8 S9   SP   E2 E2   E4 point	Hem   Symbol   Symb	Heart   Symbol   Sy	Symbol   S

-9-


Accordation   Symbol   Symbo	ji.		<u>¥</u>	m\	JW.	8	용	>	>	>	^	m\	m/	<u>}</u>	>	>	<b>/</b> E	>	>	kH7
Symbol   S	$\vdash$	-		È	<u> </u>	-														<b>Ż</b>
Fig. 2   Fig. 3   Fig. 2   Fig. 2   Fig. 2   Fig. 3   F	Ž Ž			45	20		-34		-2.0		-2.0	45(	750	-10	-2.0	-2.0	-33(		1.8	
Hem   Symbol   Symb	E L	.46.	-26	56	0									-25			-356			
Hem   Symbol   Symb			-45	2	-20	50		2.0		2.0		-750	450	40			400	2.2		45
Hem   Symbol   SI S2 S3 S4 S5 S6 S7 S8 S9   SD   SD   SD   SD   SD   SD   SD	Description of output	method	$*(V\infty + DGND)/2 = SENS$	value when E3 is varied.	$*(V\infty + DGND)/2 = SENS$ value when E2 is varied.	V <sub>5</sub> = 10Hz, 20mVp-p Open loop gain	Vs = 10kHz, 100mVp-p Difference in gain when SD = 00 and SD = 25	V <sub>5</sub> = 1.0V <sub>DC</sub>	V <sub>5</sub> = -1.0Vbc	$V_5 = 1.0 \text{Vbc}$	V <sub>5</sub> = -1.0V <sub>DC</sub>			*(Vcc + DGND)/2 = SENS value when E1 is varied.			(Vcc + DGND)/2 = value between Pins 39 and 40 when V4 is varied.		V4 = 1Vp-p - 375mVpc	
Hem   Symbol   SI S2 S3 S4 S5 S6 S7 S8 S9   SD   SD   SD   SD   SD   SD   SD	Measure-	point	27	27	27	4	4	4	14	14	4	4	4	27	27	56	g	33	33	ç
Hem   Symbol   SI S2 S3 S4 S5 S6 S7 S8 S9   SD   SD   SD   SD   SD   SD   SD	ition	E4																		
Hem   Symbol   SI S2 S3 S4 S5 S6 S7 S8 S9   SD   SD   SD   SD   SD   SD   SD	buo	5 E3	*	<u> </u>							-			ļ						L
Hem   Symbol   SI S2 S3 S4 S5 S6 S7 S8 S9   SD   SD   SD   SD   SD   SD   SD	ias c				*						-			-						L
Hem   Symbol   SI S2 S3 S4 S5 S6 S7 S8 S9     ATSC threshold value   VATSC2			0	0	2	S	8	S.	55	52	55	8	N	<u> </u>	-	<u> </u>			<u> </u>	-
Item   Symbol   Symbol   SI S2 S3 S4 S5 S6 S7 S8   SI S2 S4 S5 S6 S7 S8 S7 S8 S7 S8 S7 S8 S7 S8	H				"					-			-	"	<b></b>					┞
Symbol   Symbol   Symbol   State   S										-								ļ .		
Symbol   Symbol   Symbol   State   S	ے	2S					:			0	0									Γ
Item   Symbol   S1 S2 S3	ditio	98																		
Item   Symbol   S1 S2 S3	SO	SS		<u> </u>										<u> </u>					ļ	L
Item   Symbol   S1 S2	SW		_		ļ	<u></u>		ļ			-	ļ	<u> </u>	ļ						L
Item   Symbol   S1					<del> </del>			-		_	-	_	_	-				_		<del> </del>
Item   Symbol			-					-	_	ļ	-	-	┼		-		-	1	ļ	$\vdash$
Item  ATSC threshold value  ATSC threshold value  ATSC threshold value  ATSC threshold value  DC voltage gain  DC voltage gain  Max. output voltage  Max. output voltage  Max. output voltage  Kick output voltage  Kick output voltage  SSTOP threshold  value  SENS Low level  COUT Low level  COUT Low level  COUT Low level  Low level voltage	<del>  _</del>		-	8		<del> </del>		$\vdash$	-		$\vdash$	-		-		-				+
EOK SEBNO LEACKING	, day	S S	VATSC	VATSC	VTZC	GSLO	VSLOF	VSL01	VSL02	VsL03	VSL04	VKICK1	VKICKZ	Vssto	Vsens	ЛООЛ	Vғокт	VFОКН	VFOKL	1
	mod!	II.		1		DC voltage gain	Feedthrough		1	1_		Kick output voltage	Kick output voltage	SSTOP threshold value	SENS Low level	COUT Low level				
S   S   S   S   S   S   S   S   S   S	<u></u>			IAO KING	1			0/	H39	ED 8	ITS			1				FOK		
		<u></u>	20	21	22	23	24	25	56	27	78	68	8	જ	32	33	34	35	36	ļ

**– 10** –

	:	•		S	SW condition	ditio	_			S COL	ditio	Measu	Bias condition Measure-Description of output	Y.	¥	1400	<u>.</u>
	Item	Symbol	S1 S2	S3	S4 S5	Se	878	S8 S9	מל	E1 E2 E3	E3 E4	Doint T	waverorm and measurement		. yp.	Mak.	5
	High level voltage	Vміян						_				83	V <sub>4</sub> = 10kHz	1.8			>
	Low level voltage	VMIRL										59	1.0Vp-p - 0.4Vbc			-2.0	>
ROR	Max. operating frequency	Fмів										59	V4 = 800mVp-p - 0.4Vpc	ထ			KHz
	Min. input operating voltage	VMIR1										29	V4 = 10kH7 - 0.4VPc			0.3	Vp-p
	Max. input operating voltage	VMIR2										29		1.8			d-d/
1	High level output voltage	<b>У</b> рғстн								 		8		1.8			>
	Low level output voltage	Vргсп										8				-2.0	>
	Min. operating frequency	<b>F</b> DFCT1										8	$-\sqrt{V_4} = 0.8\text{Vo-p} + 375\text{mVpc}$			-	kHz
DEE	Max. operating frequency	<b>F</b> DFCT2										8		2.5			kHz
	Min. input operating voltage	Vрест <sub>1</sub>										30	V4 = 50Hz + 375mVbc			0.5	d-d/
	Max. input operating voltage	Vofct2										30	(square wave)	1.8			d-d/
1	Duty 1	Dегм						0				31	V4 = 750kHz, 0.7Vp-p	20	0	20	ŽE
	Duty 2	DEFM2						0				31	V4 = 750kHz, 0.7Vp-p + 0.25Vbc	0	50	100	Æ
_	High level output voltage	Vегмн						0				32	V4 = 750kHz. 0.7Vp-p	1.2			>
ELV	Low level output voltage	VEFML						0				32				-1.2	>
	Min. input operating voltage	VEFM1						0			.	∢	– V4 = 750KHz			0.12	d-d/
	Max. input operating voltage	VEFM2						0				∢		1.8			Vp-p

**– 11 –** 

# **Electric Characteristics Measurement Circuit**




<del>-</del> 12 -

# **■** 8382383 0011640 888 **■**

#### **Description of Functions**

#### **Focus Servo**



The above figure shows a block diagram of the focus servo.

Ordinarily the FE signal is input to the focus phase compensation circuit through a  $20k\Omega$  and  $48k\Omega$  resistance; however, when DFCT is detected, the FE signal is switched to pass through a low-pass filter formed by the internal  $470k\Omega$  resistance and the capacitance connected to Pin 48. When this DFCT countermeasure circuit is not used, leave Pin 48 open.

When FS3 is ON, the high-frequency gain can be cut by forming a low-frequency time constant through a capacitor connected between Pins 2 and 3 and the internal resistor.

The capacitor connected between Pin 4 and GND is a time constant to boost the low frequency in the normal playback state.


The peak frequency of the focus phase compensation is approximately 1.2kHz when a resistance of  $510k\Omega$  is connected to Pin 16.

The focus search level is approximately ±1.1Vp-p when using the constants indicated in the above figure. This level is inversely proportional to the resistance connected between Pin 17 and GND. However, changing this resistance also changes the level of the track jump and sled kick as well.

The FZC comparator inverted input is set to 2% of Vcc and VC (Pin 1); (Vcc - VC) × 2%.

\* 510k $\Omega$  resistance is recommended for Pin 16.

#### **Tracking Sled Servo**



The above figure shows a block diagram of the tracking and sled servo.

The capacitor connected between Pins 8 and 9 is a time constant to cut the high-frequency gain when TG2 is OFF. The peak frequency of the tracking phase compensation is approximately 1.2kHz when a 510kΩ resistance connected to Pin 16.

To jump tracks in FWD and REV directions, turn TM3 or TM4 ON. During this time, the peak voltage applied to the tracking coil is determined by the TM3 or TM4 current and the feedback resistance from Pin 12. To be more specific,

Track jump peak voltage = TM3 (or TM4) current × feedback resistance

The FWD and REV sled kick is performed by turning TM5 or TM6 ON. During this time, the peak voltage applied to the sled motor is determined by the TM5 or TM6 current and the feedback resistance from Pin 15;

Sled kick peak voltage = TM5 ( or TM6) current × feedback resistance

The values of the current for each switch are determined by the resistance connected between Pin 17 and GND. When this resistance is  $120k\Omega$ :

TM3 (or TM4) =  $\pm 11\mu$ A, and TM5 (or TM6) =  $\pm 22\mu$ A.

This current value is almost inversely proportional to the resistance and the variable range is approximately 5 to 40µA at TM3.


SSTOP is the ON/OFF detection signal for the limit SW of the linear motor's innermost track.

As is the case with the FE signal, the TE signal is switched to pass through a low-pass filter formed by the internal resistance (470 $k\Omega$ ) and the capacitor connected to Pin 44.

TM-1 was ON at DFCT in the CXA1082 and CXA1182, but it does not operate in the CXA1372.

-14-■ 8382383 0011642 650 ■

#### **Focus OK circuit**



The focus OK circuit creates the timing window okaying the focus servo from the focus search state.


The HPF output is obtained at Pin 39 from Pin 40 (RF signal), and the LPF output (opposite phase) of the focus OK amplifier output is also obtained.

The focus OK output reverses when  $VRFI - VRFO \approx -0.37V$ .

Note that, C5 determines the time constants of the HPF for the EFM comparator and mirror circuit and the LPF of the focus OK amplifier. Ordinarily, with a C5 equal to 0.01µF selected, the fc is equal to 1kHz, and block error rate degradation brought about by RF envelope defects caused by scratched discs can be prevented.

#### **EFM** comparator

EFM comparator changes RF signal to a binary value. The asymmetry generated due to variations in disc manufacturing cannot be eliminated by the AC coupling alone. Therefore, the reference voltage of EFM comparator is controlled through 1 and 0 that are in approximately equal numbers in the binary EFM signals.



As this comparator is a current SW type, each of the High and Low levels is not equal to the power supply voltage. A feedback has to be applied through the CMOS buffer.


R8, R9, C8, and C9 form a LPF to obtain (Vcc + DGND)/2V. When fc (cut-off frequency) exceeds 500Hz, the EFM low-frequency components leak badly, and the block error rate worsens.

## **DEFECT circuit**

After inversion, RFI signal is bottom held by means of the long and short time constants. The long time-constant bottom hold keeps the mirror level prior to the defect.

The short time-constant bottom hold responds to a disc mirror defect in excess of 0.1ms, and this is differentiated and level-shifted through the AC coupling circuit.


The long and short time-constant signals are compared to generate at mirror defect detection signal.



#### **Mirror Circuit**

The mirror circuit performs peak and bottom hold after the RFI signal has been amplified.

For the peak hold, a time constant can follow a 30kHz traverse, and, for the bottom hold, one can follow the rotation cycle envelope fluctuation.



Through differential amplification of the peak and bottom hold signals H and I, mirror output can be obtained by comparing an envelope signal J (demodulated to DC) to signal K for Which peak holding at a level 2/3 that of the maximum was performed with a large time constant. In other words, mirror output is low for tracks on the disc and high for the area between tracks (the MIRR areas). In addition, a high signal is output when a defect is detected. The mirror hold time constant must be sufficiently large in comparison with the traverse signal.

#### Commands

The input data to operate this IC is configured as 8-bit data; however, below, this input data is represented by 2-digit hexadecimal numerals in the form \$XX, where X is a hexadecimal numeral between 0 and F. Commands for the CXA1372 can be broadly divided into four groups ranging in value from \$0X to \$3X.

## 1. \$0X ("FZC" at SENS (Pin 27))

These commands are related to focus servo control.

The bit configuration is as shown below.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	FS4	FS3	FS2	FS1

Four focus-servo related switches exist: FS1 to FS4 corresponding to D0 to D3, respectively.

- \$00 When FS1 = 0, Pin 7 is charged to  $(22\mu A 11\mu A) \times 50k\Omega = 0.55V$ . If FS2 = 0, this voltage is no longer transferred, and the output at Pin 5 becomes 0V.
- From the state described above, the only FS2 becomes 1. When this occurs, a negative signal is output to Pin 5. This voltage level is obtained by equation 1 below.

$$(22\mu A - 11\mu A) \times 50$$
kΩ × resistance between Pins 5 and 6 .... Equation 1

\$03 From the state described above, FS1 becomes 1, and a current source of +22μA is split off.
Then, a CR charge/discharge circuit is formed, and the voltage at Pin 7 decreases with the time as shown in Fig. 1 below.




Fig. 1. Voltage at Pin 7 when FS1 gose from  $0 \rightarrow 1$ 

This time constant is obtained with the  $50k\Omega$  resistance and an external capacitor.

By alternating the commands between \$02 and \$03, the focus search voltage can be constructed. (Fig. 2)




Fig. 2. Constructing the search voltage by alternating between \$02 and \$03 (Voltage at Pin 5)

#### 1-1. FS4

This switch is provided between the focus error input (Pin 47) and the focus phase compensation, and is in charge of turning the focus servo ON and OFF.

$$\$00 \rightarrow \$08$$
Focus OFF  $\leftarrow$  Focus ON

#### 1-2. Procedure of focus activation

For description, suppose that the polarity is as described below.

- a) The lens is searching the disc from far to near;
- b) The output voltage (Pin 5) is changing from negative to positive; and
- c) The focus S-curve is varying as shown below.




Fig. 3. S-curve

The focus servo is activated at the operating point indicated by A in Fig. 3. Ordinarily, focus searching and turning the focus servo switch ON are performed when the focus S-curve transits the point A indicated in Fig. 3. To prevent misoperation, this signal is ANDed with the focus OK signal.

In this IC, FZC (Focus Zero Cross) signal is output from the SENS pin (Pin 27) as the point A transit signal. Focus OK is output as a signal indicating that the signal is in focus (can be in focus in this case).

Following the line of the above description, focusing can be well obtained by observing the following timing chart.




Fig. 4. Focus ON timing chart

-19-■ 8382383 0011647 132 ■ Note that the time from the High to Low transition of FZC to the time command \$08 is asserted must be minimized. To do this, the software sequence shown in B is better than the sequence shown in A.




Fig. 5. Poor and good software command sequences

# 1-3. SENS (Pin 27)

The output of the SENS pin differs depending on the input data as shown below.

\$0X: FZC

\$1X: AS

\$2X: TZC

\$3X: SSTOP

\$4X to 7X: HIGH-Z

# 2. \$1X ("AS" at SENS (Pin 27))

These commands deal with switching TG1 and TG2 ON/OFF.

The bit configuration is as follows

С	7	D6	D5	D4	D3	D2	D1	D0
(	O	0	0		ANTI SHOCK ON/OFF		TG2	TG1

#### **TG1, TG2**

The purpose of these switches is to switch the tracking servo gain Up/Normal. The brake circuit (TM7) is to prevent the frequently occurred phenomena where the merely 10-track jump has been performed actually though a 100-track jump was intended to be done due to the extremely degraded actuator settling caused by the servo motor exceeding the linear range after a 100 or 10-track jump.

When the actuator travels radially; that is, when it traverses from the inner track to the outer track of the disc and vice versa, the brake circuit utilizes the fact that the phase relationship between the RF envelope and the tracking error is 180°out-of-phase to cut the unneeded portion of the tracking error and apply braking.




Fig. 6. TM7 operation (brake circuit)





Fig. 7. Internal waveform

# 3. \$2X ("TZC" at SENS (Pin 27))

These commands deal with turning the tracking servo and sled servo ON/OFF, and creating the jump pulse and fast forward pulse during access operations.



-21-■ 8382383 0011649 TO5 ■

# DIRC (Pin 20) and 1 Track Jump

Normally, an acceleration pulse is applied for a 1-track jump. Then a deceleration pulse is given for a specified time observing the tracking error from the moment it passes point 0, and tracking servo is turned ON again. For the 100-track jump to be explained in the next item, as long as the number of tracks is about 100 there is no problem. However a 1-track jump must be performed here, which requires the above complicated procedure. For the 1-track jump in CD players, both the acceleration and deceleration take about 300 to 400µs. When software is used to execute this operation, it turns out as shown in the flow chart of Fig. 9. Actually, it takes some time to transfer data.




Fig. 8. Pulse waveform and tracking error of 1-track jump




Fig. 9. 1-track jump not using DIRC (Pin 20)

Fig. 10. 1-track jump with DIRC (Pin 20)

The DIRC (Direct Control) pin was provided in this IC to facilitate the 1-track jump operation. Conduct the following process to perform 1-track jump using DIRC (normal High).

- (a) Acceleration pulse is output. (\$2C for REV or \$28 for FWD).
- (b) With TZC ↓ (or TZC ↑), set DIRC to Low. (SENS Pin 27 outputs "TZC"). As the jump pulse polarity is inverted, deceleration is applied.
- (c) Set DIRC to High after a specific time.
   Both the tracking servo and sled servo are switched ON automatically.
   As a result, the track jump turns out as shown in the flow chart of Fig. 10 and the two serial data transfers can be omitted.

# 4. \$3X

This command selects the focus search and sled kick levels.


D0, D1 ..... Sled, NORMAL feed, high-speed feed

D2, D3 ..... Focus search level selection


	Focus se	arch level	Sled ki	ck level	Deletive
D7 D6 D5 D4	D3 (PS4)	D2 (PS3)	D1 (PS2)	D0 (PS1)	Relative value
	0	0	0	0	±1
0 0 1 1	0	1	0	1	±2
	1	0	1	0	±3
	1	1	1	1	±4

#### **Parallel Direct Interface**


# 1. DIRC



# 2. LOCK (Sled overrun prevention circuit)



# **CPU Serial Interface Timing Chart**



(DVcc - DGND = 4.5 to 5.5V)

Item	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fck			1	MHz
Clock pulse width	fwck	500			ns
Setup time	tsu	500			ns
Hold time	th	500			ns
Delay time	to	1000			ns
Latch pulse width	twL	1000			ns

# **System Control**

Item	-	Add	ress	;		SENS			
nem	D7	D6	D5	D4	D3	D2	D1	D0	output
Focus control	0	0	0	0	FS4 Focus ON	FS3 Gain Down	FS2 Search ON	FS1 Search Up	FZC
Tracking control	0	0	0	1	Anti-shock	Brake ON	TG2 Gain set *1	TG1	A. S
Tracking mode	0	0	1	0	Tracking mode	*2	Sled mode *3		TZC
Select	0	0	1	1	PS4 Focus search + 2	PS3 Focus search + 1	PS2 Sled kick + 2	PS1 Sled kick + 1	SSTOP

<sup>\*1</sup> Gain set

TG1 and TG2 can be set independently.

When the anti-shock is at 1 (00011xxx), both TG1 and TG2 are inverted when the internal anti-shock is at High.

\*2 Tracking mode

	D3	D2
OFF	0	0
ON	0	1
FWD JUMP	1	0
REV JUMP	1	1

\*3 Sled mode

	D1	D0
OFF	0	0
ON	0	1
FWD MOVE	1	0
REV MOVE	1	1

- 25 -


**3**838383 0011653 436

## Serial Data Truth Table

Serial data	Hex.	Function
FOCUS CONTROL		FS = 4 3 2 1
00000000	\$00	0 0 0 0
00000001	\$01	0 0 0 1
00000010	\$02	0 0 1 0
00000011	\$03 ************************************	0 0 1 1
00000100	\$04 \$05	0100
00000101	\$05 \$06	0101
00000111	\$07	0111
00001000	\$08	1000
00001001	\$09	1001
00001010	\$0A	1010
00001011	\$0B	1 0 1 1
00001100	\$0C	1 1 0 0
00001101	\$0D	1 1 0 1
00001110	\$0E \$0F	1110
00001111	фОГ	
TRACKING CONTROL		AS = 0 AS = 1 TG = 2 1 TG = 2 1
00010000	\$10	00 00
00010001	\$11	01 01
00010010	\$12	10 10
00010011	\$13	11 11
00010100	\$14	00 00
00010101	\$15	01 01
00010110	\$16	10 10
00010111	\$17	
00011000	\$18 \$19	00 11 0
00011010	\$1A	10 01
00011011	\$1B	11 00
00011100	\$1C	00 11
00011101	\$1D	01 10
00011110	\$1E	10 00
00011111	\$1F	11 01
TRACKING MODE		DIRC = 1 DIRC = 0 DIRC = 1
		TM = 654321 654321 654321
0010000	\$20	000000 001000 000011
00100001	\$21 \$22	000010 001010 000011 010000 011000 100001
00100010	\$23	100000 101000 100001
00100100	\$24	000001 000100 000011
00100101	\$25	000011 000110 000011
00100110	\$26	010001 010100 100001
00100111	\$27	100001 100100 100001
00101000	\$28	000100 001000 000011
00101001	\$29	000110 001010 000011
00101010	\$2A	010100 011000 100001
00101011	\$2B	100100 101000 100001
00101100	\$2C \$2D	001000 000100 000011 001010 000110 000011
00101110	\$2E	011000 010100 100001
00101111	\$2F	101000 100100 100001
	L	00

**- 26 -**

· 🖿 8382383 0011654 372 🖿



**Application Circuit** 

# **Notes on Operation**

1. Connection of the power supply pin

	Vcc	VEE	VC
dual ±5V power supplies	+5V	<b>−5V</b>	0V
single 5V power supplies	+5V	0V	VC

# 2. FSET pin

The FSET pin determines the cut-off frequency fc for the focus and tracking high-frequency phase compensation.


## 3. ISET pin

ISET current = 1.27V/R

- = Focus search current
- = Tracking jump current
- = 1/2 sled kick current
- 4. The tracking amplifier input is clamped at 1VBE to prevent overinput.
- 5. FE (focus error) and TE (tracking error) gain changing method
- (1) High gain: Resistance between FE pins (Pins 5 and 6)  $100k\Omega \rightarrow Large$

Resistance between TA pins (Pins 11 and 12)  $100k\Omega \rightarrow Large$ 

(2) Low gain: A signal, whose resistance is divided, is input to FE and TE.




6. Input voltage of microcomputer interface Pins 20 to 25, should be set as follows.

VIH Vcc × 90% or more

VIL Vcc × 10% or less

- 7. Focus OK circuit
- (1) Refer to the "Description of Operation" for the time constant setting of the focus OK amplifier LPF and the mirror amplifier HPF.
- (2) The equivalent circuit of FOK output pin is as follows.



FOK comparator output is:


Output voltage High: VFокн ≈ near Vcc

Output voltage Low: VFOKL ≈ Vsat (NPN) + DGND

-28-

**■** 8382383 0011656 145 **■** 


- 8. Mirror Circuit
- (1) The equivalent circuit of MIRR output pin is as follows.



MIRR comparator output is:

Output voltage High: VMIRH ≈ Vcc - Vsat (LPNP)
Output voltage Low: VMIRL ≈ near DGND

- 9. EFM Comparator
- (1) Note that EFM duty varies when the CXA1372 Vcc differs from that of DSP IC (such as the CXD2500).
- (2) The equivalent circuit of the EFM output pin is as follows.



\* When the power supply current between Vcc and DGND is 5V.

EFM comparator output is:

Output voltage High: VEFMH ≈ VCC - VBE (NPN)


Output voltage Low: VermL  $\approx$  Vcc -4.8 (k $\Omega$ )  $\times$  700 ( $\mu$ A) - VbE (NPN)


Standard Circuit Design Data for Focus/Tracking Internal Phase Compensation

							1		
<u> </u>		ф	deg	dВ	deg	ф	deg	쁑	deg
×eM	Wax.							i	
Tyo	1 yP.	21.5	63	16	63	13	-125	26.5	-130
<u>:</u>									
Bias condition Measure- Description of output	method	When CFLB = 0.1µF							
Measure-	E1 E2 E3 E4 point	5	5	5	5	11	11	=	11
o	E4								
ndit	E								
8 8	E2								
Bia	핍								
6	3	8	8	႘	ပ္ပ	25	25	25 13	25 13
	S2 S3 S4 S5 S6 S7 S8 S9								
	တ္တ								
_	S7								
SW condition	8							11 11 11	
ğ	SS								
8	8					0	0	0	0
"	SS								
							<u> </u>		
	2	0	0	0	0				
Cumbo	юдшие								
40 <u>4</u>		1.2kHz gain	1.2kHz phase	1.2kHz gain	1.2kHz phase	1.2kHz gain	1.2kHz phase	2.7kHz gain	2.7kHz phase
Mode	5		sna	DO3	 I		NG	JACKI	IT .

- 30 -

# **Example of Representative Characteristics**






- 31 -

# Package Outline

Unit: mm

# CXA1372BQ






SONY CODE	QFP-48P-L04
EIAJ CODE	•QFP048-P-1212-B
JEDEC CODE	

PACKAGE STRUCT	URE
PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER / PALLADIUM PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	0.7g

## **CXA1372BS**

## 48PIN SDIP (PLASTIC) 600mil



SONY CODE	SDIP-48P-02
EIAJ CODE	SDIP048-P-0600-A
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	5.1g

- 32 -

**■ 8382383 0011660 676 ■**