

Digital Power Monitor with Convert Pin and AlertB Output

Preliminary Technical Data

ADM1191

FEATURES

Powered from 3.15 V to 26V
Precision Current Sense Amplifier
Precision Voltage Input
12-Bit ADC for Current and Voltage Readback
Convert pin for commanding an ADC read
SETV input for setting over current alert threshold
ALERTB output provides an overcurrent interrupt
I²C Fast Mode compliant interface (400 KHz max)
Two address pins allow 16 devices on the same bus
10-lead MSOP package

APPLICATIONS

Power Monitoring/Power Budgeting
Central office Equipment
Telecommunication and Data communication Equipment
PC/Servers

GENERAL DESCRIPTION

The ADM1191 is an integrated current sense amplifier that offers digital current and voltage monitoring via an on-chip 10-bit ADC, communicated through an I²C interface.

An internal current sense amplifier senses voltage across the sense resistor in the power path via the VCC and SENSE pins.

A 12-bit ADC can measure the current seen in the sense resistor, and also the supply voltage on the VCC pin.

An industry standard $\rm I^2C$ interface allows a controller to read current and voltage data from the ADC. Measurements can be initiated by an $\rm I^2C$ command or via the convert (CONV) pin (useful for synchronizing multiple ADM1191 devices). Alternatively the ADC can run continuously and the user can read the latest conversion data whenever it is required. Up to 16 unique $\rm I^2C$ addresses can be created by the way the A0 and A1 pins are connected.

FUNCTIONAL BLOCK DIAGRAM





Figure 1.

APPLICATIONS DIAGRAM



A SETV pin is also included. A voltage applied to this pin is internally compared to the output voltage on the current sense amplifier. The output of SETV comparator asserts when the current sense amplifier ouput exceeds the SETV voltage. When this event occurs the ALERT output asserts.

The ALERTB output can be used as a flag to warn a microcontroller or FPGA of an overcurrent condition. Alert outputs of multiple ADM1191 devices can be tied together and used as a combined alert.

The ADM1191 is packaged in a 10-lead MSOP package.

Preliminary Technical Data

ADM1191

TABLE OF CONTENTS

REVISION HISTORY

05/06—Revision PrF: Initial Version

ADM1191—SPECIFICATIONS

 $V_{\rm VCC}$ = 3.15V to 26V, T_A = -40°C to +85°C, Typical Values at T_A = +25°C unless otherwise noted. Table 1

Parameter	Min	Тур	Max	Units	Conditions
VCC Pin					
Operating Voltage Range, Vvcc	3.15		26	V	
Supply Current, Icc		1.6	3	mA	
Undervoltage Lockout, VuvLo		2.8		V	V _{VCC} Rising
Undervoltage Lockout Hysteresis, Vuvlohyst		25		mV	
CONV Pin					
Input Current, I _{CONV}	-100		100	nA	
Input Threshold, V _{CONVTH}		1.3		V	
Input Hysteresis, V _{CONVHYST}		80		mV	
ALERTB Pin					
Output low voltage, VALERTOL		0.05	0.2	V	I _{ALERT} = -100μA
Maximum sink current, lalertmax	-2	0.03	0.2	mA	Maximum sink current allowed to flow in
WICKITTOTTI STITE CUTTETT, TALERIMAX	-2			ША	ALERT pin 0 output state
Input Current, IALERT	-1		1	μΑ	V _{ALERT} = V _{CC} ; in Alert Condition
SENSE Pin					24
Input Current Isense	-1		+1	μΑ	$V_{SENSE} = V_{VCC}$
SETV Pin				1	
Overcurrent Trip Threshold, VSENSEOC	97.5	100	102.5	mV	V _{SETV} = 1.8125V; V _{SENSEOC} = V _{VCC} - V _{SENSE}
Valid Input Range			1.9	V	Total Title Table Total
Input Current, Isetvleak	-1		1	μA	Vsety < 1.9V
		0.5	•	μΑ	V _{SETV} > 3.15V
A0, A1 Pins				'	
Set address to 00, V _{ADRLOWV}	0		0.8	V	Low state
Set address to 01, Radrlowz	135	150	165	kΩ	Resistor to ground state, load pin with
					specified resistance for 01 decode
Set address to 10, I _{ADRHIGHZ}	-1		+1	μΑ	Open state, maximum load allowed on A0
					or A1 pin for 10 decode
Set address to 11, V _{ADRHIGHV}	2		5.5	V	High state
Input current for 00 decode, IADRLOW		3	10	μΑ	$V_{ADR} = 2.0 \text{ V to } 5.5 \text{ V}$
Input current for 11 decode, ladrhigh	-40	-22		μΑ	$V_{ADR} = 0 V \text{ to } 0.8 V$
MONITORING ACCURACY ¹					
Current Sense Absolute Accuracy	TBD		TBD	%	$V_{SENSE} = 75 \text{ mV}$
	-2.3		+2.2	%	$V_{SENSE} = 75 \text{ mV}, @ 0^{\circ}\text{C to } +70^{\circ}\text{C}$
	TBD		TBD	%	$V_{SENSE} = 50 \text{mV}$
	-2.5		+2.5	%	$V_{SENSE} = 50 \text{ mV}, @ 0^{\circ}\text{C to } +70^{\circ}\text{C}$
	TBD		TBD	%	$V_{SENSE} = 25mV$
	-2.8		+2.8	%	$V_{SENSE} = 25 \text{mV}, @ 0^{\circ}\text{C to } +70^{\circ}\text{C}$
	-3.5		+3.5	%	V _{SENSE} = 12.5 mV, @ 25°C
Current Sense Accuracy, T _C	3.3	±0.01	. 3.3	%/°C	132.32
V _{SENSE} for ADC full-scale		±0.01		mV	
	-1.5	103	+1.5	%	V _{VCC} = 3.15 V to 5.5V (VRANGE = 1)
Voltage Sense Accuracy					
	-1.5		+1.5	%	$V_{VCC} = 10.8 \text{ V to } 26 \text{V (VRANGE} = 1)$
V _{CC} for ADC full-scale, low range		6.656		V	VRANGE = 1
V_{cc} for ADC full-scale, high range		26.628		V	VRANGE = 0

Parameter	Min	Тур	Max	Units	Conditions
I ² C Timing ²					
Low level input voltage, V _{IL}			0.99	V	
High level input voltage, V _{IH}	2.31			V	
Low level output voltage on SDA, Vol			0.4	V	$I_{OL} = 3mA$
Output fall time on SDA from VIHMIN to VILMAX	20+0.1C _B		250	ns	C_B = bus capacitance from SDA to GND
Maximum width of spikes suppressed by input filtering on SDA and SCL pins	50		250	ns	
Input current, I _i , on SDA/SCL when not driving out a logic low	-10		+10	μΑ	
Input capacitance on SDA/SCL		5		pF	
SCL clock frequency, f _{SCL}			400	kHz	
LOW period of the SCL clock	600			ns	
HIGH period of the SCL clock	1300			ns	
Setup time for a repeated START condition, tsu;STA	600			ns	
SDA output data hold time, thd;DAT	100			ns	
Set-up time for a stop condition, tsu;sto	600			ns	
Bus free time between a STOP and a START	1300			ns	
condition, t _{BUF}					
Capacitive load for each bus line			400	pF	

¹ Monitoring accuracy is a measure of the error in a code that is read back for a particular voltage/current. This is a combination of amplifier error, reference error and ADC error.

² The following conditions apply to all timing specifications: V_{BUS} = 3.3V, T_A = 25°C. All timings refer to V_{IHMIN} and V_{ILMAX}.

ABSOLUTE MAXIMUM RATINGS

Table 2.

	T
Parameter	Rating
V _{CC} Pin	30 V
SENSE Pin	30 V
CONV Pin	−0.3 V to +6 V
SETV Pin	30V
ALERTB Pin	30 V
SDA, SCL Pins	−0.3 V to +6 V
A0, A1 Pins	−0.3 V to +6 V
Power Dissipation	TBD
Storage Temperature	−65°C to +125°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature Range	
(Soldering 10 sec)	300°C
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability. Ambient temperature = 25°C, unless otherwise noted.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS




Figure 3. Pin Configurations

PIN FUNCTIONAL DESCRIPTIONS

Table 3.

Pin No.	Name	Description
1	VCC	Positive supply input pin. The operating supply voltage range is between 3.15 V to 26 V. An undervoltage lockout (UVLO) circuit resets the ADM1191 when a low supply voltage is detected.
2	SENSE	Current sense input pin. A sense resistor between the VCC and SENSE pins generates a voltage across a sense resistor. This voltage is proportional to the load current. A current sense amplifier amplifies this voltage before it is digitized by the ADC.
3	CONV	Convert Start Pin. A high level on this pin enables an ADC conversion. The state of an internal control register, which is set through the I2C interface, configures the part to convert current only, voltage only, or both channels.
4	GND	Chip Ground Pin
5	SETV	Input Pin. The voltage driven onto this pin will be compared to the output of the internal current sense amplifier. The lower the voltage on the SETV, the lower the current level that will cause a the ALERT output to assert.
6	SCL	I ² C Clock Pin. Open-drain output requires an external resistive pull-up.
7	SDA	I ² C Data I/O Pin. Open-drain output requires an external resistive pull-up.
8	A0	I ² C Address Pin. This pin can be tied low, tied high, left floating or tied low through a resistor. Sixteen different I ² C address options are available depending on the external configuration of the A0 and A1 pins.
9	A1	I ² C Address Pin. This pin can be tied low, tied high, left floating or tied low through a resistor. Sixteen different I ² C address options are available depending on the external configuration of the A0 and A1 pins.
10	ALERTB	Alert Output Pin. Active low, open drain configuration. This pin asserts when an overcurrent condition is present.

VOLTAGE AND CURRENT READBACK

The ADM1191 contains the components to allow voltage and current readback over an I^2C bus. The voltage output of the current sense amplifier and the voltage on the VCC pin are fed into a 12-bit ADC via a multiplexer. The device can be instructed to convert voltage and/or current at any time during operation via an I^2C command or by driving the CONV pin high. When all conversions are complete the voltage and/or current values can be read out to 12-bit accuracy in two or three bytes.

SERIAL BUS INTERFACE

Control of the ADM1191 is carried out via the serial System Management Bus (I²C). This interface is compatible with fastmode I²C (400 kHz max). The ADM1191 is connected to this bus as a slave device, under the control of a master device.

IDENTIFYING THE ADM1191 ON THE I2C BUS

The ADM1191 has a 7-bit serial bus slave address. When the device is powered up, it will do so with a default serial bus address. The three MSBs of the address are set to 010, the four LSBs are determined by the state of the A0 and A1 pins. There are sixteen different configurations available on the A0 and A1 pins which correspond to sixteen different I²C addresses for the four LSBs. These are explained in Table 4 below. This scheme allows sixteen ADM1191 devices to operation on a single I²C.

Table 4. Setting I²C Addresses via the A0 and A1 Pins

A0 Configuration	A1 Configuration	Address
Low state	Low state	0x60
Low state	Resistor to GND	0x68
Low state	Floating	0x70
		0x78
Low state	High state	
Resistor to GND	Low state	0x62
Resistor to GND	Resistor to GND	0x6A
Resistor to GND	Floating	0x72
Resistor to GND	High state	0x7A
Floating	Low state	0x64
Floating	Resistor to GND	0x6C
Floating	Floating	0x74
Floating	High state	0x7C
High state	Low state	0x66
High state	Resistor to GND	0x6E
High state	Floating	0x76
High state	High state	0x7E

GENERAL I²C TIMING

and show timing diagrams for general read and write operations using the I²C. The I²C specification defines specific conditions for different types of read and write operation, which are discussed later. The general I²C protocol operates as follows:

1. The master initiates data transfer by establishing a START condition, defined as a high to low transition on the serial data line SDA while the serial clock line SCL remains high. This indicates that a data stream will follow. All slave peripherals connected to the serial bus respond to the START condition, and shift in the next 8 bits, consisting of a 7-bit slave address (MSB first) plus a R/W bit, which determines the direction of the data transfer, i.e. whether data will be written to or read from the slave device (0 = write, 1 = read).

The peripheral whose address corresponds to the transmitted address responds by pulling the data line low during the low period before the ninth clock pulse, known as the acknowledge bit, and holding it low during the high period of this clock pulse. All other devices on the bus now remain idle while the selected device waits for data to be read from or written to it. If the R/W bit is a 0, the master will write to the slave device. If the R/W bit is a 1, the master will read from the slave device.

Data is sent over the serial bus in sequences of nine clock pulses, eight bits of data followed by an acknowledge bit from the slave device. Data transitions on the data line must occur during the low period of the clock signal and remain stable during the high period, as a low to high transition when the clock is high may be interpreted as a STOP signal.

If the operation is a write operation, the first data byte after the slave address is a command byte. This tells the slave device what to expect next. It may be an instruction such as telling the slave device to expect a block write, or it may simply be a register address that tells the slave where subsequent data is to be written.

Since data can flow in only one direction as defined by the R/W bit, it is not possible to send a command to a slave device during a read operation. Before doing a read operation, it may first be necessary to do a write operation to tell the slave what sort of read operation to expect and/or the address from which data is to be read.

3. When all data bytes have been read or written, stop conditions are established. In WRITE mode, the master will pull the data line high during the 10th clock pulse to assert a STOP condition. In READ mode, the master device will release the SDA line during the low period before the ninth clock pulse, but the slave device will not pull it low. This is known as No Acknowledge. The master will then take the data line low during the low period before the 10th clock pulse, then high during the 10th clock pulse to assert a STOP condition.




Figure 4. General I²C Write Timing Diagram




Figure 6. Serial Bus Timing Diagram

WRITE AND READ OPERATIONS

The I²C specification defines several protocols for different types of read and write operations. The ones used in the ADM1191 are discussed below. The following abbreviations are used in the diagrams:

Table 5. I²C abbreviations

S	START
P	STOP
R	READ
W	WRITE
A	ACKNOWLEDGE
N	NO ACKNOWLEDGE

QUICK COMMAND

This operation allows the master check if the slave is present on the bus. This entails the following:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.



Figure 7. Quick Command

WRITE COMMAND BYTE

In this operation the master device sends a command byte to the slave device, as follows:

- 1. The master device asserts a start condition on SDA.
- 2. The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends the command byte. The command byte is identified by an MSB =0. (An MSB =1 indicates an Extended Register Write. See next section.)
- 5. The slave asserts ACK on SDA.
- The master asserts a STOP condition on SDA to end the transaction.




Figure 8. Command Byte Write

The seven LSBs of the command byte are used to configure and control the ADM1191. Details of the function of each bit are provided in .

Table 6. Command Byte Operations

Bit	Default	Name	Function
C0	0	V_CONT	Set to convert voltage continuously. If readback is attempted before the first conversion is complete, the ADM1191 will ACK and return all zeros in the returned data.
C1	0	V_ONCE	Set to convert voltage once. Self-clears. I ² C will NACK an attempted read until ADC conversion is complete.
C2	0	I_CONT	Set to convert voltage continuously. If readback is attempted before the first conversion is complete, the ADM1191 will ACK and return all zeros in the returned data.
C3	0	I_ONCE	Set to convert current once. Self-clears. I ² C will NACK an attempted read until ADC conversion is complete.
C4	0	VRANGE	Selects different internal attenuation resistor networks for voltage readback. A "0" in C4 selects a 14:1 voltage divider. A "1" in C4 selects a 7:2 voltage divider. With an ADC full-scale of 1.902 V, the voltage at the VCC pin for an ADC full-scale result is 26.63 V for VRANGE = 0 and 6.66 V for VRANGE = 1.
C5	0	N/A	Unused
C6	0	STATUS_RD	Status Read. When this bit is set the data byte read back from the ADM1191 will be the STATUS byte. This contains the status of the device alerts. See Table14 for full details of the status byte.

WRITE EXTENDED BYTE

In this operation the master device writes to one of the three extended registers of the slave device, as follows:

- 1. The master device asserts a start condition on SDA.
- The master sends the 7-bit slave address followed by the write bit (low).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master sends the register address byte. The MSB of this byte is set to 1 to indicate an extended register write. The two LSBs indicate which of the three extended registers will be written to (see). All other bits should be set to 0.
- 5. The slave asserts ACK on SDA.
- The master sends the command byte. The command byte is identified by an MSB = 0. (An MSB = 1 indicates an Extended Register Write. See next section.)

- 7. The slave asserts ACK on SDA.
- 8. The master asserts a STOP condition on SDA to end the transaction.



Figure 9. Command Byte Write

, , and give details of each extended register.

Table 7. Extended Register Addresses

A6	A5	A4	А3	A2	A 1	A0	Extended Register
0	0	0	0	0	0	1	ALERT_EN
0	0	0	0	0	1	0	ALERT_TH
0	0	0	0	0	1	1	CONTROL

Table 8. ALERT_EN Register Operations

Bit	Default	Name	Function
0	0	EN_ADC_OC1	Enabled if a single ADC conversion on the I channel has exceeded the threshold set in the ALERT_TH register
1	0	EN_ADC_OC4	Enabled if four consecutive ADC conversions on the I channel have exceeded the threshold set in the ALERT_TH register
2	1	EN_HS_ALERT	Enables the OC_ALERT register. If an overcurrent condition is present the OC_ALERT register will capture and latch this condition.
3	0	EN_OFF_ALERT	N/A.
4	0	CLEAR	Clears the ON_ALERT, HS_ALERT and ADC_ALERT status bits in the STATUS register. These may immediately reset if the source of the alert has not been cleared, or disabled with the other bits in this register. This bit self-clears to 0 after the STATUS register bits have been cleared.

Table 9. ALERT_TH Register Operations

Bit	Default	Function
7:0	FF	The ALERT_TH register sets the current level at which an alert will occur. Defaults to ADC full-scale. ALERT_TH 8-bit number
		corresponds to the top 8-bits of the current channel data.

Table 10. CONTROL Register Operations

Bit	Default	Name	Function
0	0	SWOFF	Forces ALERTB pin to de-assert. Can only be active if EN_OFF_ALERT bit is high.

READ VOLTAGE AND/OR CURRENT DATA BYTES

The ADM1191 can be set up to provide information in three different ways (see Write Command Byte section above). Depending on how the device is configured the following data can be read out of the device after a conversion (or conversions):

1. Voltage and Current Readback.

The ADM1191 will digitize both voltage and current. Three bytes will be read out of the device in the following format:

Table 111.

Byte	Contents	B7	B6	B5	B4	В3	B2	B1	BO
1	Voltage MSBs	V11	V10	V9	V8	V7	V6	V5	V4
2	Current MSBs	I11	I10	19	18	17	16	15	14
3	LSBs	V3	V2	V1	V0	13	12	l1	10

2. Voltage Readback.

The ADM1191 will digitize voltage only. Two bytes will be read out of the device in the following format:

Table 12.

Byte	Contents	B7	B6	B5	B4	В3	B2	B1	ВО
1	Voltage MSBs	V11	V10	V9	V8	V7	V6	V5	V4
2	Voltage LSBs	V3	V2	V1	V0	0	0	0	0

3. Current Readback.

The ADM1191 will digitize current only. Two bytes will be read out of the device in the following format:

Table 13.

Byte Contents		В7	B6	B5	B4	В3	B2	B1	B0
1	Current MSBs	l11	l10	19	18	17	16	15	14
2	Current LSBs	13	12	l1	10	0	0	0	0

The following series of events occur when the master receives three bytes (voltage and current data) from the slave device:

- 1. The master device asserts a START condition on SDA.
- 2. The master sends the 7-bit slave address followed by the read bit (high).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master receives the first data byte.

- 5. The master asserts ACK on SDA.
- 6. The master receives the second data byte.
- 7. The master asserts ACK on SDA.
- 8. The master receives the third data byte.
- 9. The master asserts NO ACK on SDA.
- 10. The master asserts a STOP condition on SDA and the transaction ends.

For the cases where the master is reading voltage only or current only, only two data bytes will be read and events 7 and 8 above will not be required.



Figure 10. Three Byte Read from ADM 1191



Figure 11. Two Byte Read fromADM1191

Read Status Register

A single register of status data can also be read from the ADM1191.

- 1. The master device asserts a START condition on SDA.
- 2. The master sends the 7-bit slave address followed by the read bit (high).
- 3. The addressed slave device asserts ACK on SDA.
- 4. The master receives the status byte.
- 5. The master asserts ACK on SDA.



Figure 12. Status Read from ADM 1191

Table 14 shows the ADM1191 status registers in detail. Note that bits 1, 3 and 5 are cleared by writing to bit 4 of the ALERT_EN register (CLEAR).

Table 14. Status Byte Operations

Bit	Name	Function
0	ADC_OC	An ADC based overcurrent comparison has been detected on the last 3 conversions
1	ADC_ALERT	An ADC based overcurrent trip has happened, which has caused the ALERT. Cleared by writing to bit 4 of the ALERT_EN register.
2	oc	An overcurrent condition is present (i.e. the output of the current sense amplifier is greater than the voltage on the SETV input).
3	OC_ALERT	An overcurrent condition has caused the Alert block to latch a fault on the ALERTB output has asserted. Cleared by writing to bit 4 of the ALERT_EN register.
4	OFF_STATUS	Set to 1 by writing to the SWOFF bit of the CONTROL register.
5	OFF_ALERT	An alert has been caused either by the SWOFF bit. Cleared by writing to bit 4 of the ALERT_EN register.

ALERTB OUTPUT

The ALERTB output is an open-drain pin with 30V tolerance. This output can be used as an overcurrent flag by connecting it to a general purpose logic input of a controller. Under normal operation this output will be pulled high (an external pull-up resistor should be used). When an overcurrent condition occurs the ADM1191 will pull this output low.




Figure 13. Using the ALERTB output as an interrupt

SETV PIN

The SETV pin allows the user adjust the current level that trips the ALERT output. The output of the current sense amplifier is compared with the voltage driven onto the SETV pin. If the current sense amplifier output is higher than the SETV voltage then the output of the comparator will assert. By driving a different voltage onto the SETV pin the ADM1191 will detect an overcurrent condition at a different current level.




Figure 14 .SETV operation

KELVIN SENSE RESISTOR CONNECTION

When using a low-value sense resistor for high current measurement the problem of parasitic series resistance can arise. The lead resistance can be a substantial fraction of the rated resistance making the total resistance a function of lead length. This problem can be avoided by using a Kelvin sense connection. This type of connection separates the current path through the resistor and the voltage drop across the resistor. Figure 1513 below shows the correct way to connect the sense resistor between the VCC and SENSE pins of the ADM1191.




Figure 1513. Kelvin Sense Connections

OUTLINE DIMENSIONS




Figure 14. 10-Lead MSOP Package (RM-10) Dimensions shown in millimeters

ORDERING GUIDE

Model	Brand	Temperature Range	Package Description	Package Outline
ADM1191-2ARMZ-R7 ¹	M5L	-40°C to +85°C	MSOP-10	RM-10

¹Z=PB-free part