



# GUARANTEED LOW SKEW CMOS 20 OUTPUT CLOCK DRIVER/BUFFER

QS5820T


## FEATURES:

- 20 output, low skew clock signal buffer
- High drive FCT-type outputs
- Reduced swing TTL outputs for low noise
- Input hysteresis for better noise margin
- Monitor output
- Guaranteed low skew
  - 0.5ns output skew
  - 0.7ns pulse skew
  - 1ns part-to-part skew
- Available in 40-pin QVSOP

## DESCRIPTION:

The QS5820T clock driver/buffer circuits can be used for clock distribution schemes where low skew, high speed, and small footprint are primary concerns. The QS5820T offers four banks of five non-inverting outputs. Designed in IDT's proprietary QCMOS process, this device provides low propagation delay buffering with on-chip skew of 0.5ns for same-transition, same-bank signals. The QS5820T provides major skew advantages over octal type devices where total part-to-part skew ( $t_{sk(t)}$ ) of  $>1$ ns is unacceptable. Furthermore, board area consumed by the QVSOP package is almost one-third that of the typical SOIC package offered for octal devices. This clock buffer product is designed for use in high performance workstation, multi-board computing and telecommunications systems. The QS5820T is available in the 40-pin QVSOP package which offers the world's smallest logic footprint.


## FUNCTIONAL BLOCK DIAGRAM



COMMERCIAL TEMPERATURE RANGE

DECEMBER 2000

## PIN CONFIGURATION



QVSOP  
 TOP VIEW

## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Rating	Max.	Unit
$V_{TERM}^{(2)}$	Supply Voltage to Ground	-0.5 to +7	V
$V_{TERM}^{(3)}$	DC Switch Voltage $V_S$	-0.5 to +7	V
$V_{TERM}^{(3)}$	DC Input Voltage $V_{IN}$	-0.5 to +7	V
$V_{AC}$	AC Input Voltage (pulse width $\leq 20ns$ )	-3	V
	DC Input Diode Current with $V_{IN} < 0$	-20	mA
$I_{OUT}$	DC Output Current Max Sink Current/Pin	120	mA
$P_{MAX}$	Maximum Power Dissipation	1.2	W
$T_{STG}$	Storage Temperature Range	-65 to +150	$^{\circ}C$

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- $V_{DD}$  Terminals.
- All terminals except  $V_{DD}$ .

## CAPACITANCE ( $T_A = 25^{\circ}C$ , $f = 1MHz$ , $V_{IN} = 0V$ , $V_{OUT} = 0V$ )

Pins	Typ.	Max.	Unit
All Pins	5	8	pF

### NOTE:

- Capacitance is characterized but not tested.

## PIN DESCRIPTION

Pin Name	Type	Description
$\overline{OEA}$ , $\overline{OEB}$ , $\overline{OEC}$ , $\overline{OED}$	I	Output Enable Inputs
INA, INB, INC, IND	I	Clock Inputs
OAn, OBn, OCn, ODn	O	Clock Outputs
MONB, MOND	O	Non-disable Monitor Outputs

## RECOMMENDED OPERATING CONDITIONS

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Power Supply Voltage	4.75	5.25	V
$V_{IN}$	Input Voltage	0	5.5	V
$V_{OUT}$	Voltage Applied to Outputs	0	5.5	V
$T_A$	Ambient Operating Temperature	0	+70	$^{\circ}C$

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Logic HIGH for Inputs	2	—	—	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Logic LOW for Inputs	—	—	0.8	V
V <sub>IC</sub>	Clamp Diode Voltage <sup>(3)</sup>	V <sub>DD</sub> = Min., I <sub>IN</sub> = -18mA	—	-0.7	-1.2	V
V <sub>OH</sub>	Output HIGH Voltage	V <sub>DD</sub> = Min., I <sub>OH</sub> = -24mA	2.4	—	—	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>DD</sub> = Min., I <sub>OL</sub> = 64mA	—	—	0.55	V
I <sub>IN</sub>	Input Leakage Current	V <sub>DD</sub> = Max., V <sub>IN</sub> = V <sub>DD</sub> or GND	—	—	±1	µA
I <sub>OZ</sub>	Output Leakage Current	V <sub>DD</sub> = Max., Outputs High-Z	—	—	±1	µA
I <sub>OS</sub>	Short Circuit Current <sup>(2,3)</sup>	V <sub>DD</sub> = Max., V <sub>OUT</sub> = GND	-60	—	—	mA

### NOTES:

1. Typical values are at V<sub>DD</sub> = 5.0V, T<sub>A</sub> = 25°C.
2. Not more than one output should be used to test this high power condition. Duration is ≤1 second.
3. Guaranteed by design but not tested.

## POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>	Typ. <sup>(3)</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>DD</sub> = Max., V <sub>IN</sub> = GND or V <sub>DD</sub>	0.4	3	mA
ΔI <sub>CC</sub>	Supply Current per Input HIGH	V <sub>DD</sub> = Max., V <sub>IN</sub> = 3.4V, f <sub>i</sub> = 0MHz	0.5	2.5	mA
I <sub>CCD</sub>	Dynamic Power Supply Current per Output <sup>(2)</sup>	V <sub>DD</sub> = Max., V <sub>IN</sub> = GND or V <sub>DD</sub> Outputs Enabled, 50% duty cycle	0.1	0.2	mA/MHz

### NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC specifications.
2. Guaranteed but not tested.
3. Typical values are for reference only. Conditions are V<sub>DD</sub> = 5.0V and T<sub>A</sub> = 25°C.
4. I<sub>c</sub> = I<sub>CC</sub> + (ΔI<sub>CC</sub>)(D<sub>H</sub>)(N<sub>T</sub>) + I<sub>CCD</sub> (f<sub>o</sub>)(N<sub>o</sub>)

where:

D<sub>H</sub> = Input duty cycle

N<sub>T</sub> = Number of TTL HIGH inputs at D<sub>H</sub>

f<sub>o</sub> = Output frequency

N<sub>o</sub> = Number of outputs at f<sub>o</sub>

## **SKEW CHARACTERISTICS OVER OPERATING RANGE**

Symbol	Description <sup>(1)</sup>	QS5820AT		QS5820BT		Unit
		Min.	Max.	Min.	Max.	
tsk(01)	Skew between two outputs, same transition, same bank	—	0.5	—	0.5	ns
tsk(02)	Skew between two outputs, same transition, different bank	—	0.6	—	0.6	ns
tsk(p)	Duty cycle distortion (pulse skew) on a single output opposite transitions (tPHL - tPLH)	—	1	—	0.7	ns
tsk(i)	Part-to-part skew, same transition <sup>(2)</sup>	—	1.5	—	1	ns

**NOTES:**

1. Skew parameters are guaranteed across temperature range, but not production tested. Skew parameters apply to propagation delays only.
2. tsk(i) only applies to devices of the same transition, same V<sub>DD</sub>, same temperature, same speed grade, and same loading.

## **SWITCHING CHARACTERISTICS OVER OPERATING RANGE**

C<sub>LOAD</sub> = 50pF, R<sub>LOAD</sub> = 500Ω unless otherwise noted.


Symbol	Description <sup>(1)</sup>	QS5820AT		QS5820BT		Unit
		Min.	Max.	Min.	Max.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay <sup>(1,2)</sup>	1.5	5.8	1.5	5	ns
t <sub>R</sub>	Output Rise Time, 0.8V to 2V	—	1.5	—	1.5	ns
t <sub>F</sub>	Output Fall Time, 2V to 0.8V	—	1.5	—	1.5	ns
t <sub>PZL</sub> t <sub>PZH</sub>	Output Enable Time	1.5	8	1.5	7	ns
t <sub>PLZ</sub> t <sub>PHZ</sub>	Output Disable Time	1.5	7	1.5	6	ns

**NOTES:**

1. Minimums guaranteed but not tested.
2. The propagation delay range indicated by Min. and Max. specifications results from process and environmental variables. These propagation delay limits do not imply skew.

## ORDERING INFORMATION

QS    XXX       XX     
Device Type Package



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

*\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.  
TurboClock is a registered trademark of Integrated Device Technology, Inc.*