


## 16K x 16/18 Dual-Port Static RAM

#### **Features**

- · True dual-ported memory cells which allow simultaneous access of the same memory location
- 16K x 16 organization (CY7C026)
- 16K x 18 organization (CY7C036)
- 0.35-micron CMOS for optimum speed/power
- High-speed access: 12<sup>[1]</sup>/15/20 ns
- · Low operating power
  - Active: I<sub>CC</sub> = 180 mA (typical)
  - Standby:  $I_{SB3} = 0.05 \text{ mA (typical)}$
- Fully asynchronous operation

- Automatic power-down
- Expandable data bus to 32/36 bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flags for port-to-port communication
- · Separate upper-byte and lower-byte control
- · Pin select for Master or Slave
- Commercial and Industrial temperature ranges
- Available in 100-Pin TQFP
- Pin-compatible and functionally equivalent to IDT70261



- See page 6 for Load Conditions.  $I/O_8-I/O_{15}$  for x16 devices;  $I/O_9-I/O_{17}$  for x18 devices.  $I/O_9-I/O_7$  for x16 devices;  $I/O_0-I/O_8$  for x18 devices.
- BUSY is an output in master mode and an input in slave mode.

For the most recent information, visit the Cypress web site at www.cypress.com



## **Functional Description**


The CY7C026 and CY7C036 are low-power CMOS 16K x 16/18 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 16/18-bit dual-port static RAMs or multiple devices can be combined in order to function as a 32/36-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32/36-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: Chip Enable ( $\overline{\text{CE}}$ ), Read or Write Enable ( $\overline{\text{R/W}}$ ), and Output Enable ( $\overline{\text{OE}}$ ). Two flags are provided on each port ( $\overline{\text{BUSY}}$  and  $\overline{\text{INT}}$ ). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The Interrupt flag ( $\overline{\text{INT}}$ ) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by the chip enable pin.

The CY7C026 and CY7C036 are available in 100-pin Thin Quad Plastic Flatpack (TQFP) packages.

### **Pin Configurations**


#### 100-Pin TQFP (Top View)





## Pin Configurations (continued)





#### **Selection Guide**

	CY7C026 CY7C036 -12 <sup>[1]</sup>	CY7C026 CY7C036 -15	CY7C026 CY7C036 -20
Maximum Access Time (ns)	12	15	20
Typical Operating Current (mA)	195	190	180
Typical Standby Current for I <sub>SB1</sub> (mA) (Both ports TTL Level)	55	50	45
Typical Standby Current for I <sub>SB3</sub> (mA) (Both ports CMOS Level)	0.05	0.05	0.05



## **Pin Definitions**

Left Port	Right Port	Description
CEL	CER	Chip Enable
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write Enable
ŌĒL	ŌĒ <sub>R</sub>	Output Enable
A <sub>0L</sub> -A <sub>13L</sub>	A <sub>0R</sub> -A <sub>13R</sub>	Address
I/O <sub>0L</sub> –I/O <sub>17L</sub>	I/O <sub>0R</sub> -I/O <sub>17R</sub>	Data Bus Input/Output
SEM <sub>L</sub>	SEM <sub>R</sub>	Semaphore Enable
<del>UB</del> L	<del>UB</del> <sub>R</sub>	Upper Byte Select (I/O <sub>8</sub> –I/O <sub>15</sub> for x16 devices; I/O <sub>9</sub> –I/O <sub>17</sub> for x18 devices)
<u>LB</u> L	<u>IB</u> <sub>R</sub>	Lower Byte Select (I/O <sub>0</sub> –I/O <sub>7</sub> for x16 devices; I/O <sub>0</sub> –I/O <sub>8</sub> for x18 devices)
ĪNT <sub>L</sub>	ĪNT <sub>R</sub>	Interrupt Flag
BUSYL	BUSY <sub>R</sub>	Busy Flag
M/S		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground
NC		No Connect

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied .....-55°C to +125°C

Supply Voltage to Ground Potential .....-0.3V to +7.0V

DC Voltage Applied to Outputs
in High Z State .....-0.5V to +7.0V

DC Input Voltage <sup>[5]</sup>	0.5V to + 7.0V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
Latch-Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

#### Note:

5. Pulse width < 20 ns.



## **Electrical Characteristics** Over the Operating Range

							CY7C026 CY7C036							
				-12 <sup>[1]</sup>			-15		-20					
Parameter	Description		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit		
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> = 5V	<b>'</b> )	2.4			2.4			2.4			V		
V <sub>OL</sub>	Output LOW Voltage				0.4			0.4			0.4	V		
V <sub>IH</sub>	Input HIGH Voltage		2.2			2.2			2.2			V		
V <sub>IL</sub>	Input LOW Voltage				0.8			0.8			0.8	V		
I <sub>OZ</sub>	Output Leakage Current		-10		10	-10		10	-10		10	μΑ		
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> = Max.,	Com'l.		195	325		190	285		180	275	mA		
	I <sub>OUT</sub> = 0 mA) Outputs Disabled	Indust.					215	305		305	290	mA		
I <sub>SB1</sub>	Standby Current	Com'l.		55	75		50	70		45	65	mA		
	$\frac{\text{(Both Ports TTL Level)}}{\text{CE}_{L} \& \overline{\text{CE}}_{R} \ge \text{V}_{\text{IH}}, \text{ f} = \text{f}_{\text{MAX}}$	Indust.					65	95		60	80	mA		
I <sub>SB2</sub>	Standby Current	Com'l.		125	205		120	180		110	160	mA		
	$\frac{\text{(One Port TTL Level)}}{\text{CE}_{L} \mid \overline{\text{CE}}_{R} \ge V_{IH}, f = f_{MAX}}$	Indust.					135	205		125	175	mA		
I <sub>SB3</sub>	Standby Current	Com'l.		0.05	0.5		0.05	0.5		0.05	0.5	mA		
	(Both Ports CMOS Level) $\overline{CE}_L \& \overline{CE}_R \ge V_{CC} - 0.2V$ , f = 0	Indust.					0.05	0.5		0.05	0.5	mA		
I <sub>SB4</sub>	Standby Current Com'l.			115	185		110	160		100	140	mA		
	$\frac{(\text{One Port CMOS Level})}{CE_L \mid \overline{CE}_R \ge V_{IH}, f = f_{MAX}^{[6]}}$	Indust.					125	175		115	155	mA		

Shaded areas contain advance information.


## Capacitance<sup>[7]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	10	pF


f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby l<sub>SB3</sub>.
 Tested initially and after any design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**









(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)


(c) Three-State Delay (Load 2) (Used for t<sub>LZ</sub>, t<sub>HZ</sub>, t<sub>HZWE</sub>, & t<sub>LZWE</sub> including scope and jig)

## AC Test Loads (Applicable to -12 only)[8]





## (a) Load 1 (-12 only)



Capacitance (pF)

(b) Load Derating Curve

#### Note:

8. Test Conditions: C = 10 pF.



## Switching Characteristics Over the Operating Range<sup>[9]</sup>

		CY7C026 CY7C036								
		-1	<b>2</b> <sup>[1]</sup>	-	15	-;	20			
Parameter	Description	Min. Max.			Max.	Min.	Max.	Unit		
READ CYCLE										
t <sub>RC</sub>	Read Cycle Time	12		15		20		ns		
t <sub>AA</sub>	Address to Data Valid		12		15		20	ns		
t <sub>OHA</sub>	Output Hold From Address Change	3		3		3		ns		
t <sub>ACE</sub> <sup>[10]</sup>	CE LOW to Data Valid		12		15		20	ns		
t <sub>DOF</sub>	OE LOW to Data Valid		8		10		12	ns		
t <sub>LZOE</sub> [11, 12, 13]	OE LOW to Low Z	3		3		3		ns		
t <sub>HZOE</sub> [11, 12, 13]	OE HIGH to High Z		10		10		12	ns		
t <sub>LZCE</sub> [11, 12, 13]	CE LOW to Low Z	3		3		3		ns		
t <sub>HZCE</sub> <sup>[11, 12, 13]</sup>	CE HIGH to High Z		10		10		12	ns		
t <sub>PU</sub> <sup>[13]</sup>	CE LOW to Power-Up	0		0		0		ns		
t <sub>PD</sub> <sup>[13]</sup>	CE HIGH to Power-Down		12		15		20	ns		
t <sub>ABE</sub> <sup>[10]</sup>	Byte Enable Access Time		12		15		20	ns		
WRITE CYCLE			•		•		•	•		
t <sub>WC</sub>	Write Cycle Time	12		15		20		ns		
t <sub>SCE</sub> <sup>[10]</sup>	CE LOW to Write End	10		12		15		ns		
t <sub>AW</sub>	Address Valid to Write End	10		12		15		ns		
t <sub>HA</sub>	Address Hold From Write End	0		0		0		ns		
t <sub>SA</sub> <sup>[10]</sup>	Address Set-Up to Write Start	0		0		0		ns		
t <sub>PWE</sub>	Write Pulse Width	10		12		15		ns		
t <sub>SD</sub>	Data Set-Up to Write End	10		10		15		ns		
t <sub>HD</sub>	Data Hold From Write End	0		0		0		ns		
t <sub>HZWE</sub> [12, 13]	$R/\overline{W}$ LOW to High Z		10		10		12	ns		
t <sub>LZWE</sub> [12, 13]	R/W HIGH to Low Z	3		3		3		ns		
t <sub>WDD</sub> <sup>[14]</sup>	Write Pulse to Data Delay		25		30		45	ns		
t <sub>DDD</sub> <sup>[14]</sup>	Write Data Valid to Read Data Valid		20		25		30	ns		

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>O/</sub>I<sub>OH</sub> and 30-pF load capacitance.
   To access RAM, CE=L, UB=L, SEM=H. To access semaphore, CE=H and SEM=L. Either condition must be valid for the entire t<sub>SCE</sub> time.
- 11. At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ .

- Test conditions used are Load 3.
   Test conditions used are Load 3.
   This parameter is guaranteed but not tested.
   For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.



## Switching Characteristics Over the Operating Range<sup>[9]</sup> (continued)


		CY7C026 CY7C036								
		<b>-12</b> <sup>[1]</sup>			15	-:	20			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit		
BUSY TIMING	<sub>[</sub> [15]			_		_				
t <sub>BLA</sub>	BUSY LOW from Address Match		12		15		20	ns		
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch		12		15		20	ns		
t <sub>BLC</sub>	BUSY LOW from CE LOW		12		15		20	ns		
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		12		15		17	ns		
t <sub>PS</sub>	Port Set-Up for Priority	5		5		5		ns		
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0		0		0		ns		
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	11		13		15		ns		
t <sub>BDD</sub> <sup>[16]</sup>	BUSY HIGH to Data Valid		12		15		20	ns		
INTERRUPT 1	riming <sup>[15]</sup>	•								
t <sub>INS</sub>	INT Set Time		12		15		20	ns		
t <sub>INR</sub>	INT Reset Time		12		15		20	ns		
SEMAPHORE	TIMING	•								
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		10		10		ns		
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5		5		5		ns		
t <sub>SPS</sub>	SEM Flag Contention Window	5		5		5		ns		
t <sub>SAA</sub>	SEM Address Access Time		12		15		20	ns		

### **Data Retention Mode**

The CY7C026 and CY7C036 are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip enable (CE) must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC} - 0.2V$ .
- 2.  $\overline{\text{CE}}$  must be kept between V<sub>CC</sub> 0.2V and 70% of V<sub>CC</sub> during the power-up and power-down transitions.
- 3. The RAM can begin operation >t $_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (4.5 volts).

#### **Timing**




Parameter	Test Conditions <sup>[17]</sup>	Max.	Unit
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2V	1.5	mA

- 15. Test conditions used are Load 2.
   16. t<sub>BDD</sub> is a calculated parameter and is the greater of t<sub>WDD</sub>-t<sub>PWE</sub> (actual) or t<sub>DDD</sub>-t<sub>SD</sub> (actual).
   17. CE = V<sub>CC</sub>, V<sub>in</sub> = GND to V<sub>CC</sub>, T<sub>A</sub> = 25°C. This parameter is guaranteed but not tested.




## **Switching Waveforms**


## Read Cycle No.1 (Either Port Address Access)<sup>[18, 19, 20]</sup>



## Read Cycle No.2 (Either Port CE/OE Access)[18, 21, 22]



## Read Cycle No. 3 (Either Port) [18, 20, 21, 22]




- 18. R/W is HIGH for read cycles.
  19. Device is continuously selected CE = V<sub>IL</sub> and UB or LB = V<sub>IL</sub>. This waveform cannot be used for semaphore reads.


- 19. Device is contained as years.
  20. OE = V<sub>IL</sub>.
  21. Address valid prior to or coincident with CE transition LOW.
  22. To access RAM, CE = V<sub>IL</sub>, UB or LB = V<sub>IL</sub>, SEM = V<sub>IH</sub>. To access semaphore, CE = V<sub>IH</sub>, SEM = V<sub>IL</sub>.



## Write Cycle No. 1: $R/\overline{W}$ Controlled Timing [23, 24, 25, 26]



## Write Cycle No. 2: $\overline{\text{CE}}$ Controlled Timing [23, 24, 25, 31]



- 23. R/\overline{W} must be HIGH during all address transitions.

  24. A write occurs during the overlap (t\_{SCE} or t\_{PWE}) of a LOW \overline{CE} or \overline{SEM} and a LOW \overline{UB} or \overline{LB}.

  25. t\_{HA} is measured from the earlier of \overline{CE} or \overline{RW} or (\overline{SEM} or \overline{RW}) going HIGH at the end of write cycle.

  26. If \overline{OE} is LOW during a R/\overline{W} controlled write cycle, the write pulse width must be the larger of t\_{PWE} or (t\_{HZWE} + t\_{SD}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t\_{SD}. If \overline{OE} is HIGH during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the w can be as short as the specified t<sub>PWE</sub>.

  27. To access RAM,  $\overline{CE} = V_{|L|}$ ,  $\overline{SEM} = V_{|H}$ .

  28. To access upper byte,  $\overline{CE} = V_{|L|}$ ,  $\overline{UB} = V_{|L|}$ ,  $\overline{SEM} = V_{|H}$ .

  To access lower byte,  $\overline{CE} = V_{|L|}$ ,  $\overline{IB} = V_{|L|}$ ,  $\overline{SEM} = V_{|H}$ .


  29. Transition is measured ±500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.

  30. During this period, the I/O pins are in the output state, and input signals must not be applied.


  31. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.



## Semaphore Read After Write Timing, Either Side<sup>[32]</sup>




## Timing Diagram of Semaphore Contention [33, 34, 35]




- 32.  $\overline{CE} = HIGH$  for the duration of the above timing (both write and read cycle).
  33.  $I/O_{0R} = I/O_{0L} = LOW$  (request semaphore);  $\overline{CE}_R = \overline{CE}_L = HIGH$ .
  34. Semaphores are reset (available to both ports) at cycle start.
  35. If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



## Timing Diagram of Read with BUSY (M/S=HIGH)[36]



## Write Timing with Busy Input (M/ $\overline{S}$ =LOW)




Note:


36.  $\overline{CE}_L = \overline{CE}_R = LOW$ .




# Busy Timing Diagram No. 1 (CE Arbitration)[37] CE<sub>L</sub>Valid First:



# Busy Timing Diagram No. 2 (Address Arbitration)<sup>[37]</sup> Left Address Valid First:




## Right Address Valid First:



<sup>37.</sup> If  $t_{PS}$  is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side  $\overline{\text{BUSY}}$  will be asserted.





- 38.  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \underline{RVW}_L)$  is deasserted first.
- 39.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R\overline{W}_L)$  is asserted last.



#### **Architecture**

The CY7C026 and CY7C036 consist of an array of 16K words of 16 and 18 bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{CE}$ ,  $\overline{OE}$ , R/ $\overline{W}$ ). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a  $\overline{BUSY}$  pin is provided on each port. Two Interrupt ( $\overline{INT}$ ) pins can be utilized for port-to-port communication. Two Semaphore ( $\overline{SEM}$ ) control pins are used for allocating shared resources. With the M/ $\overline{S}$  pin, the devices can function as a master ( $\overline{BUSY}$  pins are outputs) or as a slave ( $\overline{BUSY}$  pins are inputs). The devices also have an automatic power-down feature controlled by  $\overline{CE}$ . Each port is provided with its own Output Enable control ( $\overline{OE}$ ), which allows data to be read from the device.

#### **Functional Description**

#### **Write Operation**

Data must be set up for a duration of  $t_{SD}$  before the rising edge of  $R/\overline{W}$  in order to guarantee a valid write. A write operation is controlled by either the  $R/\overline{W}$  pin (see Write Cycle No. 1 waveform) or the  $\overline{CE}$  pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port t<sub>DDD</sub> after the data is presented on the other port.

#### **Read Operation**

When reading the device, the user must assert both the  $\overline{OE}$  and  $\overline{CE}$  pins. Data will be available  $t_{ACE}$  after  $\overline{CE}$  or  $t_{DOE}$  after  $\overline{OE}$  is asserted. If the user wishes to access a semaphore flag, then the  $\overline{SEM}$  pin must be asserted instead of the  $\overline{CE}$  pin, and  $\overline{OE}$  must also be asserted.

#### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (3FFF) is the mailbox for the right port and the second-highest memory location (3FFE) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

#### **Busy**

The CY7C026 and CY7C036 provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports'  $\overline{\text{CE}}$ s are asserted and an address match occurs

within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission.  $\overline{BUSY}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{CE}$  is taken LOW.

#### Master/Slave

A M/ $\overline{S}$  pin is provided in order to expand the word width by configuring the device as either a master or a slave. The  $\overline{BUSY}$  output of the master is connected to the  $\overline{BUSY}$  input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the  $\overline{BUSY}$  input has settled ( $t_{BLC}$  or  $t_{BLA}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/ $\overline{S}$  pin allows the device to be used as a master and, therefore, the  $\overline{BUSY}$  line is an output.  $\overline{BUSY}$  can then be used to send the arbitration outcome to a slave.

#### **Semaphore Operation**

The CY7C026 and CY7C036 provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value will be available t<sub>SWRD</sub> + t<sub>DOE</sub> after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{\text{SEM}}$  LOW. The  $\overline{\text{SEM}}$  pin functions as a chip select for the semaphore latches ( $\overline{\text{CE}}$  must remain HIGH during  $\overline{\text{SEM}}$  LOW). A<sub>0-2</sub> represents the semaphore address.  $\overline{\text{OE}}$  and R/ $\overline{\text{W}}$  are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only I/O<sub>0</sub> is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 3* shows sample semaphore operations.

When reading a semaphore, all sixteen/eighteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within t<sub>SPS</sub> of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.



Table 1. Non-Contending Read/Write

		ln	puts			Ot	ıtputs	
CE	R/W	OE	UB	LB	SEM	I/O <sub>9</sub> -I/O <sub>17</sub>	I/O <sub>0</sub> –I/O <sub>8</sub>	Operation
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: Power-Down
Х	Х	Х	Н	Н	Н	High Z	High Z	Deselected: Power-Down
L	L	Х	L	Н	Н	Data In	High Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High Z	Data In	Write to Lower Byte Only
L	L	Х	L	L	Н	Data In	Data In	Write to Both Bytes
L	Н	L	L	Н	Н	Data Out	High Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High Z	Data Out	Read Lower Byte Only
L	Н	L	L	L	Н	Data Out	Data Out	Read Both Bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs Disabled
Н	Н	L	Х	Х	L	Data Out	Data Out	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	Data Out	Data Out	Read Data in Semaphore Flag
Н	5	Х	Х	Х	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
Х		Х	Н	Н	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
L	Х	Х	Ĺ	Х	L			Not Allowed
L	Х	Χ	Χ	L	L			Not Allowed

Table 2. Interrupt Operation Example (assumes  $\overline{BUSY}_L = \overline{BUSY}_R = HIGH$ )

			Le	ft Port	Right Port					
Function	R/W <sub>L</sub>	CEL	ΟE <sub>L</sub>	A <sub>0L-13L</sub>	$\overline{\text{INT}}_{L}$	R/W <sub>R</sub>	CER	<del>OE</del> <sub>R</sub>	A <sub>0R-13R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	Х	3FFF	Х	Х	Х	Х	Х	L <sup>[41]</sup>
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Х	Х	L	L	3FFF	H <sup>[40]</sup>
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L <sup>[40]</sup>	L	L	Х	3FFE	Х
Reset Left INT <sub>L</sub> Flag	Х	L	L	3FFE	H <sup>[41]</sup>	Х	Х	Х	Х	Х

**Table 3. Semaphore Operation Example** 

Function	I/O <sub>0</sub> -I/O <sub>17</sub> Left	I/O <sub>0</sub> -I/O <sub>17</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

Notes:
40. If BUSY<sub>R</sub>=L, then no change.
41. If BUSY<sub>L</sub>=L, then no change.



## **Ordering Information**

#### 16K x16 Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12 <sup>[1]</sup>	CY7C026-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial
15	CY7C026-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C026-15AI	A100	100-Pin Thin Quad Flat Pack	Industrial
20	CY7C026-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C026-20AI	A100	100-Pin Thin Quad Flat Pack	Industrial


#### 16K x18 Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12 <sup>[1]</sup>	CY7C036-12AC	A100	100-Pin Thin Quad Flat Pack	Commercial
15	CY7C036-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C036-15AI	A100	100-Pin Thin Quad Flat Pack	Industrial
20	CY7C036-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C036-20AI	A100	100-Pin Thin Quad Flat Pack	Industrial

Document #: 38-00674-C

## **Package Diagram**

### 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100





## CY7C036 Dual Port Design Consideration – Data sheet Addendum

This design consideration applies to the Internal Power-On-Reset (POR) circuit used on the CY7C036 and its derivatives listed below.

Power supply ramp—The devices will function properly and meet all data sheet specifications if the power supply ramp rate is greater than 100 ns. If ramp is less than 100 ns, you may see a non-destructive failure in which the device will not respond to changes in address or clock, but the I/Os will respond to the output enable.

Applications consideration—If the power supply ramps in less than 100 ns, a small resistor  $(20-50\Omega)$ , a large capacitor, or an RC network can be connected at the output of the power supply to ground. The addition of a resistor will help clean up the power lines, while the capacitor will slow down the ramp rate

without the loss of any power. Contact your local Cypress FAE for assistance as needed.

Troubleshooting—If a problem occurs with the part, power down the device to ground and then power up again at slower ramp rate (greater than 100 ns) in order to confirm that the problem might be due to the POR circuit. If the dual-port functions properly once the ramp rate is slowed to 100 ns or greater, then the POR circuit is at fault.

Applicable devices—All speed/package/temperature combinations of the following:

- CY7C026
- CY7C036

Cypress design change—Cypress design team has identified the root cause. A permanent circuit change and die revision will be available beginning in October and will be identified by the letter "A" in the part number.