

November 2001 Revised November 2001

#### 74ALVCH162240

# Low Voltage 16-Bit Inverting Buffer/Line Driver with Bushold and 26 $\Omega$ Series Resistors in Outputs

#### **General Description**

The ALVCH162240 contains sixteen inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The ALVCH162240 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74ALVCH162240 is also designed with  $26\Omega$  series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVCH162240 is designed for low voltage (1.65V to 3.6V)  $\rm V_{CC}$  applications with output capability up to 3.6V.

The 74ALVCH162240 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**


- $\blacksquare$  1.65V to 3.6V  $\rm V_{CC}$  supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminating the need for external pull-up/pull-down resistors
- $\blacksquare$  26 $\Omega$  series resistors in outputs
- t<sub>pr</sub>
  - 3.8 ns max for 3.0V to 3.6V  $V_{CC}$
  - 4.3 ns max for 2.3V to 2.7V  $V_{CC}$
  - 7.6 ns max for 1.65V to 1.95V  $V_{CC}$
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model > 200V

#### **Ordering Code:**

Order Number	Package Number	Package Descriptions
74ALVCH162240T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in	n Tape and Reel. Specify I	by appending the suffix letter "X" to the ordering code.


#### **Logic Symbol**



#### Pin Descriptions

Pin Names		Description
ŌĒn		Output Enable Input (Active LOW)
	I <sub>0</sub> -I <sub>15</sub>	Bushold Inputs
	$\overline{O}_0$ – $\overline{O}_{15}$	Outputs

#### **Connection Diagram**



#### **Truth Tables**

Inp	Outputs	
OE <sub>1</sub>	I <sub>0</sub> –I <sub>3</sub>	$\overline{O}_0 - \overline{O}_3$
L	L	Н
L	Н	L
Н	Χ	z

Inp	Outputs	
OE <sub>2</sub>	I <sub>4</sub> –I <sub>7</sub>	$\overline{O}_4-\overline{O}_7$
L	L	Н
L	Н	L
Н	X	Z

Inp	Outputs	
OE₃	I <sub>8</sub> –I <sub>11</sub>	O <sub>8</sub> -O <sub>11</sub>
L	L	Н
L	Н	L
Н	Χ	Z


Inp	Outputs	
ŌE <sub>4</sub>	0 <sub>12</sub> -0 <sub>15</sub>	
L	L	Н
L	Н	L
Н	X	Z

H = HIGH Voltage Level

#### **Functional Description**

The 74ALVCH162240 contains sixteen inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable  $(\overline{OE}_n)$  input. When  $\overline{\text{OE}}_{n}$  is LOW, the outputs are in the 2-state mode. When  $\overline{\text{OE}}_{\text{n}}$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

#### **Logic Diagram**



L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)

Z = High Impedance

#### **Absolute Maximum Ratings**(Note 1)

 $\begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +4.6V \\ DC Input Voltage (V_I) & -0.5V to 4.6V \\ \end{tabular}$ 

Output Voltage (V<sub>O</sub>) (Note 2) -0.5 V to V<sub>CC</sub> +0.5 V

DC Input Diode Current (I<sub>IK</sub>)

 $V_I < 0V$  -50 mA

DC Output Diode Current (I<sub>OK</sub>)

 ${
m V_O} < 0{
m V}$  —50 mA DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$  ±50 mA

DC  $V_{CC}$  or GND Current per

Supply Pin ( $I_{CC}$  or GND)  $\pm 100$  mA

Storage Temperature Range ( $T_{STG}$ )  $-65^{\circ}C$  to  $+150^{\circ}C$ 

## **Recommended Operating Conditions** (Note 3)

Power Supply

Operating 1.65V to 3.6V Input Voltage 0V to  $V_{CC}$ 

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$  to 2.0V,  $V_{CC} = 3.0V$  10 ns/V

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 3: Floating or unused control inputs must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V <sub>CC</sub>		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 1.95		0.35 x V <sub>CC</sub>	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100  \mu A$	1.65 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.65	1.2		
		I <sub>OH</sub> = -4 mA	2.3	1.9		
		$I_{OH} = -6 \text{ mA}$	2.3	1.7		V
			3	2.4		
		$I_{OH} = -8 \text{ mA}$	2.7	2		
		$I_{OH} = -12 \text{ mA}$	3.0	2		
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu\text{A}$	1.65 - 3.6		0.2	
		I <sub>OL</sub> = 2 mA	1.65		0.45	
		I <sub>OL</sub> = 4 mA	2.3		0.4	
		I <sub>OL</sub> = 6 mA	2.3		0.55	V
			3		0.55	
		I <sub>OL</sub> = 8 mA	2.7		0.6	
		I <sub>OL</sub> = 12 mA	3		0.8	
l <sub>l</sub>	Input Leakage Current	$0 \le V_1 \le 3.6V$	3.6		±5.0	μΑ
I <sub>I(HOLD)</sub>	Bushold Input Minimum	V <sub>IN</sub> = 0.58V	1.65	25		
	Drive Hold Current	$V_{IN} = 1.07V$	1.65	-25		
		$V_{IN} = 0.7V$	2.3	45		
		$V_{IN} = 1.7V$	2.3	-45		μΑ
		$V_{IN} = 0.8V$	3.0	75		
		$V_{IN} = 2.0V$	3.0	-75		
		$0 < V_O \le 3.6V$	3.6		±500	
l <sub>oz</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μΑ

## **AC Electrical Characteristics**

		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, R_L = 500\Omega$								
Symbol	Parameter	C <sub>L</sub> = 50 pF			C <sub>L</sub> = 30 pF				Units	
	Зуппоп	i arameter	V <sub>CC</sub> = 3.3	3V ± 0.3V	v <sub>cc</sub> =	= 2.7V	V <sub>CC</sub> = 2.5	5V ± 0.2V	V <sub>CC</sub> = 1.8	V ± 0.15V
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	3.8	1.5	4.3	1.0	3.8	1.5	7.6	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.3	4.3	1.5	5.6	1.0	5.1	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.3	4.1	1.5	4.5	1.0	4.0	1.5	7.2	ns

## Capacitance

Symbol	Parameter		Conditions	<b>T</b> <sub>A</sub> = -	+25°C	Units
Symbol	Parameter		Conditions	v <sub>cc</sub>	Typical	Ullits
C <sub>IN</sub>	Input Capacitance		V <sub>I</sub> = 0V or V <sub>CC</sub>	3.3	6	pF
C <sub>OUT</sub>	Output Capacitance		V <sub>I</sub> = 0V or V <sub>CC</sub>	3.3	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C <sub>L</sub> = 50 pF	3.3	20	pF
				2.5	20	рі

### **AC Loading and Waveforms**




TABLE 1. Values for Figure 1

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	$V_{L}$
$t_{PZH}$ , $t_{PHZ}$	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: f = 1MHz;  $t_r=t_f=2ns;~Z_0=50\Omega$ 

Symbol	V <sub>CC</sub>						
Symbol	3.3V ± 0.3V	2.7V	2.5V ± 0.2V	1.8V ± 0.15V			
$V_{mi}$	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2			
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2			
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V			
$V_{Y}$	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V			
V <sub>L</sub>	6V	6V	V <sub>CC</sub> *2	V <sub>CC</sub> *2			




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic





FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic



#### 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com