

# Power line modem

# NE5050


## DESCRIPTION

The NE5050 is a modem for power line, coaxial cable, and twisted-pair communications. The modem incorporates features to overcome line impulse noise and line impedance modulation. The modem's transmitter incorporates a Colpitts oscillator, positive logic, carrier-on/off switch, and a line driver. The receiver has an amplifier, a limiter, an amplitude detector, an amplitude modulation cancelling stage, an impulse filter, and an SR flip-flop. One NE5050 can be used to transmit and receive with Amplitude Shift Key (ASK) carrier-on/off modulation. With two NE5050s, Frequency Shift Key (FSK) modulation can be implemented. The transmitter input and the receiver output accept TTL or CMOS serial data.

## FEATURES

- High receiver sensitivity — typ. 1.5mV<sub>RMS</sub>
- Receiver input overload protected for signals up to 70V<sub>P-P</sub>
- High data rates — 300kbit/s ASK NRZ over twisted-pair
- The modem reaches the Nyquist limit of 1 bit per carrier cycle
- Has listen-while-talking for carrier sense multiple access/collision detect (CSMA/CD) networking capability
- Increased noise immunity with balance interstage ports for bandpass filtering
- Flexible oscillator can be made with LC tank (Colpitts), with crystal (Pierce), or accept external clock
- Signals are processed in real-time making this modem suitable for repeater/carrier translation applications

## PIN CONFIGURATION




## APPLICATIONS

- Twisted-pair communications
- Coaxial cable communications
- 120/277V<sub>RMS</sub>, 50 or 60Hz, power line communications

## ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	DWG #
20-Pin Plastic Dual In-Line Package (DIP)	0 to +70°C	NE5050N	0408B
20-Pin Plastic Small Outline Large (SOL) Package	0 to +70°C	NE5050D	0172D

## BLOCK DIAGRAM



## Power line modem

NE5050

## ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	18	V
V <sub>LOGIC</sub>	Logic supply voltage	18	V
T <sub>A</sub>	Ambient temperature range	0 to +70	°C
T <sub>J</sub>	Junction temperature range	-55 to +150	°C
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
P <sub>DMAX</sub>	Maximum power dissipation <sup>1</sup>	700	mW

## NOTE:

1. The power dissipation is based on V<sub>CC</sub> = 12V, T<sub>J</sub> = +150°C, TX<sub>OFF</sub>: I<sub>CC</sub> = 20mA, TX<sub>ON</sub>: I<sub>CC</sub> = 50mA, θ<sub>JA</sub> = 61°C/W 20-pin plastic package.

## DC ELECTRICAL CHARACTERISTICS

T<sub>A</sub> = +25°C, V<sub>CC</sub> = 12V, F carrier = 120kHz, data = NRZ, 50% duty cycle unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
V <sub>CC</sub>	Supply voltage		10	12	16	V
I <sub>CC</sub>	Supply current	TX <sub>OFF</sub>	5	8	11	mA
I <sub>CC</sub>	Supply current	TX <sub>ON</sub> <sup>1</sup>	18	24	30	mA
V <sub>LOGIC</sub>	Logic voltage			5	16	V
P <sub>D</sub>	Power dissipation	RX <sub>OFF</sub> , TX <sub>OFF</sub> RX <sub>ON</sub> , TX <sub>ON</sub> , 100Ω load		100 300	220 660	mW
V <sub>IHMIN</sub>	TX TTL input	TX <sub>ON</sub> , Pin 19	2.4			V
V <sub>ILMAX</sub>	TX TTL input	TX <sub>OFF</sub> , Pin 19			0.8	V
V <sub>OLMAX</sub>	RX open-collector output	I <sub>OL</sub> = 5mA, Pin 11			0.4	V
I <sub>OLMAX</sub>	RX open-collector output	Pin 11			5	mA
	TX data rate <sup>2</sup>	f <sub>CXR</sub> = 120kHz, 500kHz	DC	1k	300k	bit/s
	RX data rate <sup>2</sup>	f <sub>CXR</sub> = 120kHz, 500kHz	0.1	1k	300k	bit/s
	Carrier cycles per bit, TX and RX <sup>2</sup>		1			cycle
<b>Broadband I/O ports, carrier</b>						
	RX input sensitivity	1:1 input transformer	3.5	1.5		mV <sub>RMS</sub>
	RX input signal level	V <sub>CC</sub> ±35V = -25V, +51V			70	V <sub>P-P</sub>
	RX input impedance	Pin 20		9		kΩ
	RX line impedance modulation rejection	120HzAM 2V/20mV, 1kbit/s	40			dB
	RX carrier frequency <sup>2</sup>		0.1	120	500	kHz
	RX detector differential input impedance	Pin 4, Pin 5, each		27		kΩ
PSRR	RX power supply rejection ratio	60Hz and 120Hz		80		dB
	Broadband port impedance	RX <sub>OFF</sub> and TX <sub>OFF</sub>		7.3		kΩ
	TX output signal level	TX <sub>ON</sub> , 100Ω load		8		V <sub>P-P</sub>
	TX driver output impedance	TX <sub>OFF</sub>		40		kΩ
	TX driver output impedance	TX <sub>ON</sub>		1.2		Ω
	TX amplitude temperature drift	External oscillator		+140		ppm/°C
	TX amplitude temperature drift	LC oscillator		+0.23		%/°C
	TX output current capability	TX <sub>ON</sub> , Pins 15, 17		40		mA peak
	TX output THD (total harmonic distortion)	TX <sub>ON</sub> , LC oscillator		1	2	%
	TX line drive amplifier BW	At 6dB gain		500		kHz
	TX carrier frequency <sup>2</sup>		DC	120	500	kHz
	TX oscillator temperature drift	Temperature range		+60		ppm/°C
	TX oscillator initial frequency accuracy	Sam LC tank		±1		%
	TX carrier feedthrough (leakage)	TX <sub>OFF</sub>		-90		dBmO

## Power line modem

## NE5050

**ABBREVIATIONS:**

TX = transmitter

RX = receiver

**NOTES:**

1. TX looped back to RX, data = 1 kbit/s TTL, NRZ, 50% duty cycle ASK.
2. The NE5050 modem reaches the theoretical maximum data density for a given (fixed) carrier frequency. This limit is set by the maximum data bandwidth required before intersymbol interference occurs. The minimum specified limits are not tested in production. They are guaranteed by design.

**PIN FUNCTION DESCRIPTION****Pin 1: +V<sub>CC</sub>**

For de-coupling V<sub>CC</sub> to ground a 0.1µF capacitor must be placed close to Pin 1 and Pin 18.

**Pin 2: C<sub>HPF</sub>**

High-pass filter, rejects 60Hz and its harmonics, rejects low frequencies, directing them to ground. Capacitor to ground: C<sub>HPF</sub> = 10nF for f<sub>CXR</sub> = 120kHz and C<sub>HPF</sub> = 4.7nF for f<sub>CXR</sub> = 300kHz. The input amplifier provides a high-pass function: a +20dB/decade frequency response, with a DC attenuation of -50dB. A frequency of 100kHz is amplified by +24dB. The -3dB point of this high-pass filter is given by the equation:

$$10^9/C_{HPF} (F) = f_{-3dB} (Hz)$$

**Pin 3: OUT<sub>1</sub>**

RX amplifier differential (+) output. Low impedance output. See Pin 6. Pin 3 can be connected to Pin 4 directly. A differential, bandpass filter can be connected from Pins 3, 6 to Pins 4, 5. If LC values are used, they are the same as the oscillator LC values (see Pins 13 and 14). The BW<sub>-3dB</sub> is controlled by the series resistors R<sub>1</sub> and R<sub>2</sub>. An external active filter providing gain can improve the RX sensitivity and filter out CW interference.

**Pin 4, Pin 5: IN<sub>1</sub>, IN<sub>2</sub>**

AM detector (±) inputs. High-impedance inputs = 27kΩ each. The require DC bias voltage from Pins 3 and 6 or around 4.5V. Pin 3 can be connected to Pin 4 directly. Pin 6 can be connected to Pin 5 directly. A differential bandpass filter can be connected from Pins 3, 6 to Pins 4, 5. If LC values are used, they are the same as the oscillator LC values (see Pins 13 and 14). The BW<sub>-3dB</sub> is controlled by series resistors. An external active filter providing gain can improve the RX sensitivity and filter out CW interference.

**Pin 6: OUT<sub>2</sub>**

RX amplifier differential (-) output. Low impedance output. See Pin 3. Pin 6 can be connected to Pin 5 directly.

**Pin 7, Pin 8: C<sub>DET</sub>**

Amplitude detector (±) output capacitor between Pins 7 and 8. t<sub>DET</sub> is the time it takes for C<sub>DET</sub> to charge from 0mV to 50mV, where 50mV is the detection threshold. The detector delay time, t<sub>DET</sub>, affects the receiver's jitter. t<sub>DET</sub> is a term in a sum of delays, the sum being the total receiver delay, t<sub>D</sub>. See below in 'Receiver Delays' the relation between t<sub>D</sub> and the maximum bit rate. The C<sub>DET</sub> capacitor value is given by:

$$C_{DET} (F) = t_{DET} (sec)/10^5$$

**Pin 9: C<sub>AM</sub>**

Line impedance modulation rejection capacitor. A 0.1µF capacitor to ground provides about 4s of delay for the transition from receive data to standby. The C<sub>AM</sub> value is determined in function of the bit string or in the preamble. It is a measure of the "readiness" of the

receiver to switch from the "standby" mode to the "receive data mode" with no loss of leading bits. A low C<sub>AM</sub> value will make the modem react faster (shorter delays) in both transition directions: from "standby" to "receive data" (incoming or departing messages) and from "receive data" to "standby" (absence of data traffic). Its value should be

$$C_{AM} (F) = 10^{-4}/\text{bit rate [bits/s]}$$

**Pin 10: C<sub>IMP</sub>**

Impulse noise rejection capacitor. At 1kbit/s a 10nF capacitor to ground provides 350µs of delay and impulse rejection. This capacitor determines the receiver impulse noise immunity (transmission channel with non-Gaussian noise). t<sub>IMP</sub> is the time it takes to ramp up or down the C<sub>IMP</sub> voltage (the beginning of the ramp is delayed by t<sub>DET</sub>). The shortest bit should last longer than the widest impulse. t<sub>IMP</sub> is a term in a sum of delays, the sum being the total receiver delay, t<sub>D</sub>. See 'Receiver Delays' for the relation between t<sub>D</sub> and the maximum bit rate. The C<sub>IMP</sub> capacitor value is determined by the equation:

$$C_{IMP} (F) = t_{IMP} (s)/85k\Omega$$

The following equation determines t<sub>IMP</sub>:

Maximum rejected or expected impulse noise width (s) < t<sub>IMP</sub> (s)

**Pin 11: RX Data Output**

Open-collector RX output. RX data output.

$$I_{OLMAX} = 5mA = V_{LOGIC}/R_{PULL-UP}$$

**Pin 12: C<sub>F0</sub>**

Oscillator feedback input. C<sub>F0</sub> = 27 to 51pF capacitor between Pins 12 and 13. C<sub>F1</sub> = capacitor between Pins 12 and GND. If the on-chip oscillator is used, C<sub>F1</sub> may be omitted. If external oscillations are injected at Pin 13, C<sub>F0</sub> must be removed and C<sub>F1</sub> must be connected to GND. Grounding Pin 12 disables the oscillator.

**Pin 13: Oscillator I/O**

Colpitts LC oscillator tank, Pierce crystal oscillator, or external oscillator input.

**On-chip LC oscillator** — oscillator output. External oscillator tank present. Parallel LC components attached between Pins 13 and 14. C<sub>F0</sub> attached between Pin 12 and Pin 13. A resistor between Pins 13 and 14 can decrease the oscillation amplitude to the desired level. Amplitudes above 2V peak may have THD > 2%. C<sub>F1</sub> is not used. The amplitude varies with temperature; thermistor compensation recommended at Pin 16.

**On-chip crystal oscillator** — oscillator output. Two external capacitors in series, C<sub>13</sub> and C<sub>14</sub>. C<sub>13</sub> is connected to Pin 13 and C<sub>14</sub> is connected to Pin 14. The external crystal is attached between Pin 13 and the connection of C<sub>13</sub> and C<sub>14</sub>. An optional inductor L, attached between Pins 13 and 14, tuned at the oscillation

## Power line modem

NE5050

frequency by  $C_{13}$  and  $C_{14}$  prevents oscillations at the crystal overtones.  $C_{F0}$  and  $C_{F1}$  are not used.

**External oscillator** — oscillator input. Parallel LC components attached between Pins 13 and 14 provide bias to Pin 13 and perform bandpass filtering. If a square wave is generated from a microprocessor by clock division, a series LC from the divider output to Pin 13 will perform additional bandpass filtering.  $C_{F1} = 0.1\mu\text{F}$  is connected to ground.  $C_{F0}$  is not used. If a sinusoidal wave is available, a  $50\Omega$  resistor may replace the parallel LC bandpass filter and a  $0.1\mu\text{F}$  capacitor may replace the series LC bandpass filter. The amplitude is constant over temperature.

### Pin 14: $+V_{CC}/2$

Oscillator bias at  $+V_{CC}/2$ . A  $0.1\mu\text{F}$  de-coupling capacitor to GND is optional. Parallel LC components attached between Pins 13 and 14.

### Pin 15: TX Carrier Output (NPN Transistor Base)

Transmitter broadband output. Can drive 40mA peak (80mA peak non-repetitive).

**NPN external Darlington translator drive** — Drives  $1\Omega$  loads.

**NPN external translator drive** —  $1\Omega - 0.5\text{W} - R_{E1}$  to Pin 16 for  $10\Omega$  loads.

**On-chip driver** —  $10\Omega R_{E1}$  between Pins 15 and 16 for  $50\Omega$  loads.

### Pin 16: TX Line Drive Feedback

$R_{FEEDBACK}$  adjusts the driver amplifier gain. Minimum gain ( $R_{FEEDBACK} = 0$ ) is 2 (6dB). A thermistor can compensate the LC oscillator amplitude variation.  $R_{E1}$  resistor (and NPN EB junction) to Pin 15.  $R_{E2}$  resistor (and PNP EB junction) to Pin 17. The  $C_{DRIVE}$  coupling capacitor is in series with the  $R_{DRIVE}$  resistor from Pin 16 to Pin 20. The  $R_{DRIVE}$  value is the assumed line impedance. The  $C_{DRIVE}$  impedance is  $1/(2 \times f_{CXR} C_{DRIVE})$ .

### Pin 17: TX Carrier Output (PNP Transistor Base)

Transmitter broadband output. Can drive 40mA peak (80mA peak non-repetitive).

**PNP external Darlington translator** — Drives  $1\Omega$  loads.

**PNP external translator drive** —  $1\Omega - 5.0\text{W} - R_{E2}$  to Pin 16 for  $10\Omega$  loads.

**On-chip driver** —  $10\Omega R_{E2}$  between Pins 16 and 17 for  $50\Omega$  loads.

### Pin 18: Ground

### Pin 19: TX Data Input

Transmitter TTL data input. Logic 1 will turn the transmit driver on, and sinusoidal carrier will be sent to the line from a low impedance source. Logic 0 will turn the driver off, to high output impedance.

### Pin 20: RX Carrier Input

Receiver carrier input. Withstands an over-voltage of  $+V_{CC} \pm 35\text{V}$ . DC bias connected through the line coupling transformer secondary to  $+V_{CC}$  (Pin 1). The  $C_{DRIVE}$  coupling capacitor is in series with the  $R_{DRIVE}$  resistor from Pin 16 to Pin 20.

## DESCRIPTION OF OPERATION

The NE505 modem has been designed for transmitting and receiving control and data signals over the AC power lines, coaxial cables and twisted-pair cables. The modem overcomes line impulse noise and line impedance modulation. Two carrier modulation

methods can be used: carrier on/off ASK, NRZ data and non-coherent FSK.

The power line is not an ideal medium for communication. The line noise, interference and losses are caused by: impulse noise, CW interference, line impedance modulation, and distribution transformer attenuation. NE5050 was designed to support both ASK and non-coherent FSK communications in this environment.

### Listen-While-Talk

The IC modem is always in the receive mode, even when transmitting (it receives its own carrier). This capability permits remote RX and TX functionality testing for each system node. In the receive mode, the modem receives carrier signals from other transmitters. In the transmit mode, the modem transmits carrier to other receivers and receives its own carrier.

### On-Chip Collision Detection

The listen-while-talk capability enables this IC to perform CSMA/CD (carrier-sense, multiple-access/collision detect) networks. Collision is detected when the local TX intends to transmit and the line is not clear.

### In Dense Data Traffic

The RX data output ( $RX_{OUT}$ ) does not have time to go into the standby (lower power consumption, inverted logic) mode. In this case the  $RX_{OUT}$  is in positive logic (carrier-on = 1, carrier-off = 0). A collision is detected at the local node when the local TX is off and the local  $RX_{OUT} = 1$ . Collision: remote carrier present and detected. Abort local transmission. If, however, standby occurs (bursts of high-speed data) a proper value of  $C_{AN}$  will insure capture of all leading bits except for the first "10" transition.

### In Rare Data Traffic

The  $RX_{OUT}$  is in standby most of the time. In this case the  $RX_{OUT}$  logic mode is inverted due to a designed-in offset present in the AM rejection and impulse filter circuits. A logic sequence from the local TX insures proper RX offset adjustment (preamble, the first "10" bits). The collision detection proceeds as in the dense data traffic case. The transition time from the last received bit "1" to the standby mode is proportional to the value of the AM rejection capacitor at Pin 9. For  $C_{AM} = 10\text{nF}$ , the "receive data" to "standby" transition occurs after 4 seconds from the last "1". Therefore, long strings of "0"s can be transmitted and received. The standby function may be disabled with proper bias at Pin 9 (external components).

### TX-to-RX and RX-to-TX Switching Times

With the listen-while-talk capability the TX-to-RX and the RX-to-TX switching times have the meaning of  $TX_{ON}$ -to- $TX_{OFF}$  and  $TX_{OFF}$ -to- $TX_{ON}$  switching times, respectively. The TX-to-RX and RX-to-TX minimum switching times can be calculated from the maximum data rate. Since one bit can last a minimum of  $3\mu\text{s}$  (NRZ ASK data), this may be considered the minimum switching time.

### Data Rate

The maximum data rate is 300kbit/s NRZ ASK. This data rate was achieved on a twisted-pair cable with a 150kHz, 50% duty cycle square wave for data. The data rate depends on the BPF (between Pins 3 - 4 and 5 - 6), on the AM detector capacitor for delay,  $C_{DET}$  (between Pins 7 and 8), on  $C_{AM}$  (Pin 9) for capture of leading bits, and on the desired impulse noise immunity for delay,  $C_{IMP}$  (Pin 10).

# Power line modem

NE5050

## AC Line Coupling Network

One or two (120V or 240V and 277V AC RMS) coupling capacitors rated 600V are connected in series with the primary of a 1:1 transformer and connected to the AC line. The transformer secondary may be tuned to the carrier frequency by a capacitor (TOKO transformer, low data rates) or no secondary tuning capacitor for higher data rates (AIE Magnetics transformer). Two back-to-back zener diodes must be placed between Pins 1 and 20 for the IC transient protection (1N4744 or 1N6275). The transformer secondary carries DC bias current between Pins 1 and 20 of the IC. This coupling network itself attenuates to below the RX input sensitivity the 50 or 60Hz and their harmonic frequencies. In a coaxial cable application the transformer can be replaced with a coupling capacitor.

## Receiver (RX)

The typical RX sensitivity is 1.5mV<sub>RMS</sub>. For less sensitivity, adjust the turn ratio of the coupling transformer or insert loss in the bandpass filter. The RX-only function can be implemented by not using the oscillator and by grounding the TX input. The maximum data rate is 300kbit/s. The power supply rejection ratio (PSRR) is 80dB for 60Hz and 120Hz. The RX is composed of the following blocks:

**The Input Amplifier/Limiter** limits its output signals to 1.2V<sub>P-P</sub>. The maximum input carrier signal can be 70V<sub>P-P</sub>. The gain is 24dB. The input amplifier bandpass characteristic has the upper -3dB frequency internally fixed at 300kHz. The lower -3dB frequency is adjustable with the C<sub>HPF</sub> capacitor from Pin 2 to GND. For maximum RX sensitivity C<sub>HPF</sub> = 10nF at f<sub>CXR</sub> = 120kHz. A C<sub>HPF</sub> = 0.1μF value attenuates 60Hz by 50dB and 120Hz by 45dB.

**The Bandpass Filter** is differential RLC bandpass filter which can be connected from Pins 3, 6 to Pins 4, 5. The LC values are the same as the oscillator LC values (see Pins 13 and 14). The formulae relating the BW<sub>-3dB</sub> to the RLC values are:

$$\frac{BW_{-3dB}}{\omega_{CXR}} = \frac{(\omega_{CXR} \cdot L)}{(2 \cdot R)} = \frac{1}{Q}$$

$$\frac{BW_{-3dB}}{\omega_{CXR}} = \frac{1}{(\omega_{CXR} \cdot 2 \cdot C \cdot R)} = \frac{1}{Q}$$

$$BW_{-3dB} = \frac{(\omega_{CXR} \cdot \omega_{CXR} \cdot L)}{(2 \cdot R)}$$

$$BW_{-3dB} = \frac{1}{(2 \cdot C \cdot R)} \quad \text{and}$$

$$\omega_{CXR} = 2 \cdot f_{CXR}$$

If no bandpass filter is required, connect Pin 3 to 4 and Pin 5 to 6 (R<sub>1</sub> = R<sub>2</sub> = 0Ω).

**The Amplitude Detector** is a Gilbert phase detector with a single differential input. The compared signals are always in phase and the demodulated output is a full rectified wave, function of the bias current, the carrier amplitude, and the collector load. The detected voltage is developed across a differential capacitive load between Pin 7 (+) and Pin 8 (-). DC offset is caused by the line impedance modulation.

**The AM Rejection Circuit** stabilizes the DC average value of the envelope by adding or subtracting a series voltage to the voltage of the detector capacitor. The AM rejection is 40dB at a modulation rate of 120Hz. The value of the AM rejection capacitor CAM (Pin 9

to GND) determines the transition times to and from receive data and standby.

**The Slicing Comparator** has current output and a fixed threshold of 50mV.

**The Impulse Filter** consists of a capacitor, C<sub>IMP</sub>, at the output of the comparator, from Pin 10 to GND. This capacitor is charged or discharged with constant current from the comparator, causing the voltage variation to be a constant slope in time. Narrow current impulses will not last long enough to fully charge or discharge the capacitor.

**2V<sub>BE</sub> Voltage Hysteresis** provides a voltage interval in which the C<sub>IMP</sub> voltage ramps and in which both inputs to the SR flip-flop are zero.

**The Flip-Flop** is an SR type, with an open-collector transistor output at Pin 11. The transistor can switch a maximum load of 5mA.

## Receiver Delays and Maximum Data Rate

The total receiver delay is a sum of delays, where t<sub>DET</sub> (sec) is the detector delay, t<sub>IMP</sub> (sec) is the impulse filter delay, and 2μs is the approximate receiver delay with no C<sub>DET</sub> and no C<sub>IMP</sub>:

$$t_D \text{ (sec)} = \text{total receiver delay} \\ = t_{DET} \text{ (sec)} + t_{IMP} \text{ (sec)} + 2\mu\text{s}$$

The maximum bit rate, in the no-return-to-zero, amplitude shift keying data format is determined by: Maximum bit rate MRZ ASK (bit/sec) < 1/t<sub>D</sub> (sec<sup>-1</sup>)

### NOTE:

The C<sub>DET</sub> and C<sub>IMP</sub> values so calculated are for guidance and the user shall determine the optimal performance values in a range between 0.1 times to 10 times the calculated values (power line environment assumed). For twisted-pair or coaxial cables the calculated values are close to optimal. Based on power line applications made at 100bits/sec and at 50kbits/sec, the C<sub>IMP</sub> / C<sub>DET</sub> capacitor ratio ranges from 100:1 to 1:1.

## Transmitter, TX

The transmitter includes an oscillator, a line driver, and a drive switch.

**The TTL Switch** is a low power TTL gate that switches on/off the bias current for the line driver. A logic "1" at Pin 19 (TXIN) enables the line driver and carrier is being sent on the line. A logic "0" disables the driver.

**The Oscillator** is a differential transistor pair. It can be configured as a Colpitts LC oscillator, as a Pierce crystal oscillator, or used with external input (microprocessor clock divided to the carrier frequency). When the TX drive is off, the carrier leak is less than -90dBmO. Pin 18 can be used as input for an external oscillator. Grounding Pin 12 disables the oscillation process.


**The Line Driver** is a class AB push-pull stage with optional external complementary transistor pair for increased current capability. The TX output impedance is 40Ω in the off-state (receive mode) and less than 2Ω in the on-state (transmit mode). Note that in the transmit mode one receives its own signal. To increase the amplitude of the transmitter, add a feedback resistor in the driver amplifier feedback path at Pin 16.

By itself the NE5050 is capable of driving consumer line impedance of 50Ω (40mA peak/80mA peak non-repetitive), the THD being less than 2%. With complementary transistors, 10Ω industrial loads can be driven. With complementary Darlington transistors, 1Ω industrial loads can be driven.

One design objective was to provide the user with a flexible IC modem for residential as well as for industrial AC lines, for

## Power line modem

## NE5050



twisted-pair, and for coaxial cables. The IC modem can be used for control functions and data applications. Practical observations of power line noise point to a data rate upper boundary of 1kbit/sec. The main sources of interference are the light dimmers. Software for error correction can be used for improved error rates. Two system configurations can be implemented: an ASK system and a non-coherent FSK system. The non-coherent FSK system can continue to transmit ASK data if the other channel is made unusable by CW interference. High-voltage transient protection and filtering are accomplished with user-selected external components.

Additional flexibility is provided by the chip architecture: one-IC real-time repeater, one-IC dual-frequency gateway, external oscillator input port, the listen-while-talk capability (CSMA/CD), immediate TX-to-RX switching, ASK and FSK, and ASK-multinode single-frequency network.

The modem can be used for control systems and data applications in homes and other consumer environments and in industry.