MOTOROLA SEMICONDUCTOR

TECHNICAL DATA

96D 81082

D T-33-15

T.33-13

MJ13090 MJH13090 MJ13091 MJH13091

- Designer's Data Sheet

SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

These transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switch-mode applications

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

100°C Performance Specified for:

Reverse-Biased SOA with Inductive Loads Switching Times with Inductive Loads — 150 ns Inductive Fall Time (Typ)

Saturation Voltages

Leakage Currents

MAXIMUM RATINGS

Reting	Symbol	MJ13090	MJ13091	MJH13090	MJH13091	Unit
Collector-Emitter Voltage	VCEO(sus)	400	450	400	450	Vdc
Collector-Emitter Voltage	VCEV	650	750	650	750	Vdc
Emitter-Base Voltage	VEB		6	i.0		Vdc
Collector Current — Continuous — Peak (1)	Ic ICM			15		Adc
Base Current Continous Peak (1)	i _B		_	i.0 10		Adc
Total Device Dissipation @ T _C = 25°C @ T _C = 100°C Derate above 25°C	PD	1	75 00 .0		25 60 0	Watts
Operating and Storage Junction Temperature Range	TJ,T _{stg}	-65	io 200	-55 1	o 150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	ReJC	1.0	°C/W
Lead Temperature for Soldering Purposes, 1/8" from Case for 5 Seconds.	Ϋ́L	275	°c

(1) Pulse Test: Pulse Width ≤ 5.0 μs, Duty Cycle ≥10%.


Designer's Data for "Worst Case" Conditions


The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics are given to facilitate "worst case" design.

15 AMPERE

NPN SILICON POWER TRANSISTORS

400 AND 450 VOLTS 125 and 175 WATTS







6367254 MOTOROLA SC (XSTRS/R F) 96D 81083 D

MJ13090, MJ13091, MJH13090, MJH13091

and the second s

T-33-15 T-33-13

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS (1)					
Collector-Emitter Sustaining Voltage (Table 1) (IC = 100 mA, IB = 0) MJ13090, MJH13090 MJ13091, MJH13091	VCEO(sus)	400 450	=		Vdc
Collector Cutoff Current (VCEV = Rated Value, VBE(off) = 1.5 Vdc) (VCEV = Rated Value, VBE(off) = 1.5 Vdc, TC = 100°C)	ICEV	-	_	0.5 2.5	mAdc
Collector Cutoff Current (VCE = Rated VCEV, RBE = 50 Ω, TC = 100°C)	CER	_	_	3.0	mAdc
Emitter Cutoff Current (VEB = 6.0 Vdc, IC = 0)	lEBO		-	1.0	mAdo

SECOND BREAKDOWN			
Second Breakdown Collector Current with Base Forward Biased	ls/b	See Figures 12 and 13	
Clamped Inductive SOA with Base Reverse Biased	RBSOA	See Figure 14	


ON CHARACTERISTICS (1)					
DC Current Gain (IC = 10 Adc, VCE = 3.0 Vdc	hFE	8.0	-	-	-
Collector-Emitter Saturation Voltage {I _C = 10 Adc, I _B = 2.0 Adc, I _C = 15 Adc, I _B = 3.0 Adc) (I _C = 10 Adc, I _B = 2.0 Adc, T _C = 100°C)	VCE(sat)	- - -	- - -	1.0 3.0 2.0	Vdc
Base-Emitter Saturation Voltage (I _C = 10 Adc, I _B = 2.0 Adc) (I _C = 10 Adc, I _B = 2.0 Adc, T _C = 100°C)	VBE(sat)		_	1.5 1.5	Vdc

DYNAMIC CHARACTERISTICS					
Output Capacitance	Cob	_	_	350	pF
(Vcp = 10 Vdc, lp = 0, ftest = 1.0 kHz)	1	1			i i

. SWITCHING CHARACTERISTICS

Delay Time	l td	I -	0.03	0.05	μS
Pine Time (VCC = 250 Vdc, IC = 10 Adc,	tr		0.13	0.50	
IB1 = 1.25 Adc, τ _p = 30 μs,	te	_	0.55	2.50	1
Storage Time Duty Cycle ≤2%, VBE(off) = 5.0 Vdc)	tf		0.10	0.50	1

Inductive Load, Ci	anipat (resident)						
Storage Time			tsv -	l. –	0.80	3.00	μS
Crossover Time	$(I_{C(pk)} = 10 A,$	(T _{.1} = 100°C)	tc	T -	0.175	0.40	
Fall Time	IB1 = 1.25 Adc,	1	tfi	-	0.15	0.30	
Storage Time	VBE(off) = 5.0 Vdc,		tsv	_	0.50		
Crossover Time	V _{CE(pk)} = 250 V)	(T _{.1} = 25°C)	t _C		0.15		
Fall Time	CLIPN		tfi		0.10	_	








MJ13090, MJ13091, MJH13090, MJH13091


96D 81084 D__


DC CHARACTERISTICS












VBE. BASE EMITTER VOLTAGE (VOLTS)



96D 81085 D

MJ13090, MJ13091, MJH13090, MJH13091


T-33-/5 T-33-13


TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE

	VCEO(sus)	RESOA AND INDUCTIVE SWITCHING	RESISTIVE SWITCHING
INPUT	+10 V >	Connect Point A to base of TUT Adjust -V to obtain desired V _{BE} (off) at Point A Adjust R1 to obtain l _{B1} For switching and RB _{SOA} , R2 = 0 For VCEO(sus) R2 = ∞	TURN ON TIME Ig1 adjusted to obtain the forced hpg desired TURN OFF TIME Use inductive switching driver as the input to the resistive test circuit
CIRCUIT	L _{coil} = 80 mH V _{CC} = 10 V R _{coil} = 0.7 Ω	L _{coil} = 180 µH R _{coil} = 0 05 11 V _{CC} = 20 V R _{gradjusted} to attain desired lg 1	V _{CC} = 250 V R _L = 25 Ω Pulse Width = 30 μs
TEST CIRCUITS	See Above for Detailed Conditions 2 = 6 Rs 0.1	It Adjusted to Obtain Ic It Clamped It Adjusted to Obtain Ic It Cool (ICpk) It Adjusted to Obtain Ic It Cool (ICpk) It Adjusted to Obtain Ic It Clamped It Adjusted to Obtain Ic It Cool (ICpk) It Adjusted to Obtain Ic It Cool (ICpk) It Adjusted to Obtain Ic It Clamped It Adjusted to Obtain Ic It Clamped It Adjusted to Obtain Ic It Clamped It Adjusted to Obtain Ic It Cool (ICpk) It Adjusted to Obtain Ic It Cool (ICpk) It Adjusted to Obtain Ic It Cool (ICpk) It Adjusted to Obtain Ic It Adjusted to O	RESISTIVE TEST CIRCUIT



FIGURE 7 — INDUCTIVE SWITCHING MEASUREMENTS





96D 81086 D

MJ13090, MJ13091, MJH13090, MJH13091

T-33 -15 T-33-13

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

tsv = Voltage Storage Time, 90% IB1 to 10 % Vclamp

trv = Voltage Rise Time, 10—90% V_{clamp} tfi = Current Fall Time, 90—10% I_C

tti = Current Tail, 10-2% IC

tc = Crossover Time, 10% V_{clamp} to 10% IC


An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222: PSWT = 1/2 VCCIC(tc)f

In general, $t_{rv}+t_{fi}\simeq t_{c}$. However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user-oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_{C} and t_{SV}) which are guaranteed at 100°C.

INDUCTIVE SWITCHING










MJ13090, MJ13091, MJH13090, MJH13091

96D 81087 D T-33-15 T-33-13



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC—VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 12 and 13 are based on T_C = 25°C; $T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C \ge 25$ °C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figures 12 and 13 may be found at any case temperature by using the appropriate curve on Figure 15.

 $T_{J(pk)}$ may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse-biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 14 gives RBSOA characteristics.



