

CMOS 8-bit Single Chip Microcomputer

Description


The CXP878P60 is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, high precision timing pattern generation circuit, PWM output, VISS/VASS circuit, 32kHz timer/counter, remote control reception circuit, HSYNC counter, VSYNC separator and the measurement circuit which measures signals of capstan FG and drum FG/PG and other servo systems, as well as basic configurations like 8-bit CPU, PROM, RAM and I/O port. They are integrated into a single chip.

Also the CXP878P60 provides sleep/stop functions which enable to lower power consumption.

The CXP878P60 is the PROM-incorporated version of the CXP87860 with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.

Features

- A wide instruction set (213 instructions) which covers various types of data
 - 16-bit arithmetic/multiplication and division/Boolean bit operation instructions
- Minimum instruction cycle 250ns at 16MHz operation (4.5V to 5.5V)
 122 μ s at 32kHz operation
- Incorporated PROM capacity 60K bytes
- Incorporated RAM capacity 2048 bytes
- Peripheral functions
 - A/D converter 8 bits, 12 channels, successive approximation system
(Conversion time of 20.0 μ s at 16MHz)
 - Serial interface Incorporated buffer RAM (Auto transfer for 1 to 32 bytes), 1 channel
Incorporated 8-bit and 8-stage FIFO
(Auto transfer for 1 to 8 bytes), 1 channel
Incorporated two-wire 8-bit and 8-stage FIFO
(Auto transfer for 1 to 8 bytes), 1 channel
 - Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer,
32kHz timer/counter
 - High precision timing pattern generator PPG: maximum of 19 pins, 32 stages programmable
RTG: 5 pins, 2 channels
 - PWM/DA gate output PWM: 12 bits, 2 channels (Repetitive frequency of 62kHz at 16MHz)
DA gate pulse output: 13 bits, 4 channels
Capstan FG, drum FG/PG, CTL input
 - Servo input control
 - VSYNC separator
 - FRC capture unit
 - PWM output
 - VISS/VASS circuit
 - Remote control reception circuit
 - HSYNC counter
- Interruption
- Standby mode
- Package 100-pin plastic QFP





Structure

Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Assignment (Top View)

Note) 1. Vpp (Pin 90) is always connected to V_{DD}.
 2. Vss (Pins 41 and 88) are both connected to GND.
 3. MP (Pin 39) is always connected to GND.

Pin Description

Symbol	I/O	Description				
PA0/PPO0 to PA7/PPO7	Output/ Real-time output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real-time pulse output port. PB0 and PB2 can be 3-state controlled with PPG. (19 pins)		
PB0/PPO8 to PB7/PPO15	Output/ Real-time output					
PC0/PPO16 to PC2/PPO18	I/O/ Real-time output	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits.				
PC3/RTO3 to PC7/RTO7	I/O/ Real-time output	Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)				
PD0/SCL0 PD1/SCL1	I/O	(Port D) 8-bit I/O port. I/O can be set in a unit of single bits for upper 4 bits. Can drive 12mA sink current. Lower 4-bit output is N-ch open drain. (8 pins)	Serial clock (CH2) I/O. (2 pins)			
PD2/SDA0 PD3/SDA1			Serial data (CH2) I/O. (2 pins)			
PD4 to PD7						
PE0/INT0/ CKOUT	Input/Input/Output	(Port E) 8-bit port. Lower 2 bits are for inputs; upper 6 bits are for outputs. (8 pins)	Input to request external interruption. Active at the falling edge.			
PE1/EC/INT2/ HCOUP	Input/Input/Input/ Output		External event input for timer/counter.	Input to request external interruption. Active at the falling edge.		
PE2/PWM0	Output/Output		Coinsidence signal output of HSYNC counter.			
PE3/PWM1	Output/Output		PWM outputs. (2 pins)			
PE4/DAA0	Output/Output					
PE5/DAA1	Output/Output					
PE6/DAB0	Output/Output		DA gate pulse outputs. (4 pins)			
PE7/DAB1	Output/Output					
AN0 to AN3	Input	Analog input to A/D converter. (12 pins)				
PF0/AN4 to PF3/AN7	Input/Input	(Port F) 8-bit port. Lower 4 bits are for inputs; upper 4 bits are for outputs. Lower 4 bits also serve as standby release input pin. (8 pins)				
PF4/AN8 to PF7/AN11	Output/Input					
SCK0	I/O	Serial clock (CH0) I/O.				
SO0	Ouput	Serial data (CH0) output.				
SI0	Input	Serial data (CH0) input.				
CS0	Input	Serial chip select (CH0) input.				

Symbol	I/O	Description	
PG0/CFG	Input/Input	(Port G) 8-bit input port. (8 pins)	Capstan FG input.
PG1/DFG	Input/Input		Drum FG input.
PG2/DPG	Input/Input		Drum PG input.
PG3/ <u>PBCTL</u>	Input/Input		Playback CTL pulse input. External event input for timer/counter.
PG4/SYNC0	Input/Input		Composite sync signal input. (2 pins)
PG5/SYNC1	Input/Input		
PG6/EXI0	Input/Input		External input to FRC capture unit. (2 pins)
PG7/EXI1	Input/Input		
PH0 to PH7	Output	(Port H) 8-bit output port ; N-ch open drain output of medium drive voltage (12V) and large current (12mA). (8 pins)	
PI1/RMC	I/O/Input	(Port I) 7-bit I/O port. I/O port can be set in a unit of single bits. (7 pins)	Remote control reception circuit input.
PI2/ <u>PWM</u>	I/O/Output		14-bit PWM output.
PI3/TO/ DDO/ADJ	I/O/Output/ Output/Output		Timer/counter, CTL duty detection, 32kHz oscillation adjustment output.
PI4/ <u>INT1</u> / NMI	I/O/Input/Input		Input to request external interruption and non-maskable interruption. Active at the falling edge.
PI5/SCK1	I/O/I/O		Serial clock (CH1) I/O.
PI6/SO1	I/O/Output		Serial data (CH1) output.
PI7/SI1	I/O/Input		Serial data (CH1) input.
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. I/O and standby release input function can be set in a unit of single bits.	
EXTAL	Input		Connects a crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL and input the opposite phase clock to XTAL.
XTAL	Output		
TEX	Input		Connects a crystal oscillator for 32kHz timer/counter clock. The 32kHz crystal oscillator is inserted between TEX and TX. When used as event counter, connect the clock source to TEX and leave TX open.
TX	Output		
RST	Input	System reset; active at Low level.	
MP	Input	Test mode input. Always connect to GND.	
AV _{DD}		Positive power supply of A/D converter.	
AV _{REF}	Input	Reference voltage input of A/D converter.	
AV _{ss}		GND of A/D converter.	
V _{DD}		Positive power supply. Connect V _{DD} pin to V _{DD} .	
V _{pp}		Positive power supply for incorporated PROM writing. In normal operation, connect to V _{DD} .	
V _{ss}		GND. Connect both V _{ss} pins to GND.	

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0 /PPO0 to PA7/PPO7 PB4/PPO12 to PB7/PPO15 12 pins	<p>Port A</p> <p>Port B</p> <p>PPO data</p> <p>Port A, Port B data</p> <p>Data bus</p> <p>RD (Port A or Port B)</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PB0 /PPO8 PB2/PPO10 2 pins	<p>PPO8, PPO10 data</p> <p>PB0, PB2 data</p> <p>Data bus</p> <p>RD (Port B)</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PB1/PPO9 PB3/PPO11 2 pins	<p>PPG control status register bit 0 3-state control selection</p> <p>PPO9, PPO11 data</p> <p>PB1, PB3 data</p> <p>Data bus</p> <p>RD (Port B)</p> <p>Output becomes active from high impedance by data writing to port register.</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z

Pin	Circuit format	When reset
PC0/PPO16 to PC2/PPO18 PC5/RTO5 to PC7/RTO7 6 pins	<p>Port C</p> <p>PPO, RTO data</p> <p>Port C data</p> <p>Port C direction "0" when reset</p> <p>Data bus</p> <p>RD (Port C)</p> <p>IP</p> <p>Input protection circuit</p>	Hi-Z
PC3/RTO3 1 pin	<p>RTO3 data</p> <p>PC3 data</p> <p>PC3 direction "0" when reset</p> <p>Data bus</p> <p>RD (Port C)</p> <p>RTG interruption control register bit 7 3-state control selection</p> <p>IP</p>	Hi-Z
PC4/RTO4 1 pin	<p>RTO4 data</p> <p>PC4 data</p> <p>PC4 direction "0" when reset</p> <p>Data bus</p> <p>RD (Port C)</p> <p>IP</p> <p>RTO data is OR-gate data of CH0 and CH1.</p>	Hi-Z

Pin	Circuit format	When reset
PD0/SCL0 PD1/SCL1 PD2/SDA0 PD3/SDA1	<p>Port D</p> <p>SCL, SDA</p> <p>Serial interface CH2 output enable</p> <p>Port D data</p> <p>Data bus</p> <p>RD (Port D)</p> <p>SCL, SDA (Serial CH2 circuit)</p> <p>To another serial CH2 pin</p> <p>* Large current 12mA</p>	Hi-Z
4 pins		
PD4 to PD7	<p>Port D</p> <p>Port D</p> <p>Port D data</p> <p>Port D direction</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port D)</p> <p>* Large current 12mA</p>	Hi-Z
4 pins		
PE0/INT0/ CKOUT	<p>Port E</p> <p>ESL0</p> <p>Port E selection</p> <p>ESL1</p> <p>PS1 → 01 PS2 → 10 PS3 → 11 MPX</p> <p>Data bus</p> <p>RD (Port E)</p> <p>Interruption circuit</p>	Hi-Z
1 pin		

Pin	Circuit format	When reset
PE1/ \overline{EC} / $\overline{INT2}$ / $HCOUT$ 1 pin	<p>Port E</p> <p>Hi-Z control → Inverter (HCOUT) → Buffer (RD (Port E)) → IP → Data bus</p> <p>From HSYNC counter → Inverter (HCOUT) → IP</p> <p>IP → Data bus</p> <p>RD (Port E) → Data bus</p> <p>Interruption circuit/event counter</p>	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p> <p>DA gate output, PWM output → MPX → Inverter (HCOUT) → IP → Data bus</p> <p>Hi-Z control → Port E data → MPX</p> <p>Port E data → MPX</p> <p>Port/DA output selection → MPX</p> <p>MPX → Inverter (HCOUT)</p> <p>MPX → IP</p> <p>IP → Data bus</p> <p>RD (Port E) → Data bus</p> <p>"0" when reset</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p> <p>DA gate output → MPX → Inverter (HCOUT) → IP → Data bus</p> <p>Hi-Z control → Port E data → MPX</p> <p>Port E data → MPX</p> <p>Port/DA output selection → MPX</p> <p>MPX → Inverter (HCOUT)</p> <p>MPX → IP</p> <p>IP → Data bus</p> <p>RD (Port E) → Data bus</p> <p>"1" when reset</p>	High level
AN0 to AN3 4 pins	<p>Input multiplexer</p> <p>AN0 to AN3 → IP → A/D converter</p>	Hi-Z

Pin	Circuit format	When reset
PF0/AN4 to PF3/AN7 4 pins	<p>Port F</p> <p>Input multiplexer: A square box labeled 'IP' is connected to a switch-like component. The output of the IP box goes to the switch, and the output of the switch goes to the A/D converter. The A/D converter has an arrow pointing to the right. Below the A/D converter is a triangle symbol with an arrow pointing to the right, labeled 'Data bus'. Below the triangle is a small box labeled 'RD (Port F)'.</p>	Hi-Z
PF4/AN8 to PF7/AN11 4 pins	<p>Port F</p> <p>Port F data: A box labeled 'Port F data' has a line connecting to a junction point. From this junction point, one line goes to a logic gate (an AND gate with three inputs). The other line goes to another logic gate (an OR gate with two inputs). The output of the OR gate goes to a switch-like component. The output of the switch goes to the A/D converter. The A/D converter has an arrow pointing to the left. Below the A/D converter is a triangle symbol with an arrow pointing to the left, labeled 'Data bus'. Below the triangle is a small box labeled 'RD (Port F)'. Between the Port F data box and the logic gates is a box labeled 'Port A/D selection' with a note '“0” when reset'.</p>	Hi-Z
PG0/CFG PG1/DFG PG2/DPG PG3/PBCTL PG4/SYNC0 PG5/SYNC1 PG6/EXI0 PG7/EXI1 8 pins	<p>Port G</p> <p>Schmitt input: A square box labeled 'IP' is connected to a triangle symbol with an arrow pointing to the right, labeled 'Servo input'. Below the triangle is a small box labeled 'RD (Port G)'.</p> <p>Note) For PG4 and PG5 input format, there is TTL Schmitt input with product.</p>	Hi-Z
PH0 to PH7 8 pins	<p>Port H</p> <p>Port H data: A box labeled 'Port H data' has a line connecting to a junction point. From this junction point, one line goes to a logic gate (an inverter). The output of the inverter goes to a switch-like component. The output of the switch goes to a large current driver symbol, which is a rectangle with an asterisk (*). Below the driver is a note: '* Large current 12mA Medium drive voltage 12V'. Below the driver is a small box labeled 'RD (Port H)'.</p>	Hi-Z

Pin	Circuit format	When reset
PI2/PWM PI3/TO/ DDO/ADJ 2 pins	<p>Port I</p>	Hi-Z
PI1/RMC PI4/INT1/NMI PI7/SI1 3 pins	<p>Port I</p>	Hi-Z
PI5/SCK1 PI6/SO1 2 pins	<p>Port I</p>	Hi-Z
PJ0 to PJ7 8 pins	<p>Port J</p>	Hi-Z

Pin	Circuit format	When reset
$\overline{\text{CS0}}$ SI0 2 pins	Schmitt input 	Hi-Z
SO0 1 pin	SO Serial interface CH0 SO0 output enable 	Hi-Z
$\overline{\text{SCK0}}$ 1 pin	$\overline{\text{SCK}}$ Serial interface CH0 SCK0 output enable 	Hi-Z
EXTAL XTAL 2 pins	EXTAL XTAL 	Oscillation
TEX TX 2 pins	TEX TX 	Oscillation
$\overline{\text{RST}}$ 1 pin	Pull-up resistor Schmitt input 	Low level

Absolute Maximum Ratings(V_{ss} = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0	V	
	V _{pp}	-0.3 to +13	V	Incorporated PROM
	A _{VDD}	A _{Vss} to +7.0 ^{*1}	V	
	A _{Vss}	-0.3 to +0.3	V	
Input voltage	V _{IN}	-0.3 to +7.0 ^{*2}	V	
Output voltage	V _{OUT}	-0.3 to +7.0 ^{*2}	V	
Medium drive output voltage	V _{OUTP}	-0.3 to +15.0	V	Port H pin
High level output current	I _{OH}	-5	mA	
High level total output current	ΣI_{OH}	-50	mA	Total of output pins
Low level output current	I _{OL}	15	mA	Ports excluding large current output (value per pin)
	I _{OLC}	20	mA	Large current output port (value per pin ^{*3})
Low level total output current	ΣI_{OL}	130	mA	Total of output pins
Operating temperature	T _{opr}	-10 to +75	°C	
Storage temperature	T _{stg}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP

^{*1} A_{VDD} should not exceed V_{DD} + 0.3V.^{*2} V_{IN} and V_{OUT} should not exceed V_{DD} + 0.3V.^{*3} The large current drive transistors are the N-CH transistors of the Port D (PD) and Port H (PH).

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions(V_{ss} = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	4.5	5.5	V	Guaranteed operation range for 1/2 and 1/4 frequency dividing modes
		3.5	5.5	V	Guaranteed operation range for 1/16 frequency dividing mode or during sleep mode
		2.7	5.5	V	Guaranteed operation range by TEX clock
		2.0	5.5	V	Guaranteed data hold range during stop mode
Analog supply voltage	A _{VDD}	4.5	5.5	V	*1
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	Includes the serial CH2 input*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS Schmitt input*3 and PE0/INT0 pin
			5.5	V	CMOS Schmitt input*7
	V _{IHTS}	2.2	5.5	V	TTL Schmitt input*4
	V _{IHEX}	V _{DD} – 0.4	V _{DD} + 0.3	V	EXTAL pin*5 and TEX pin*6
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	Includes the serial CH2 input*2
	V _{IIS}	0	0.2V _{DD}	V	CMOS Schmitt input*3 and PE0/INT0 pin
	V _{ILTS}	0	0.8	V	TTL Schmitt input*4
	V _{ILEX}	-0.3	0.4	V	EXTAL pin*5 and TEX pin*6
Operating temperature	Topr	-10	+75	°C	

*1 A_{VDD} and V_{DD} should be set to the same voltage.

*2 Normal input port (PC, PD4 to PD7, PF0 to PF3, PG, PI and PJ), MP pin

*3 SCK0, RST, EC/INT2, RMC, INT1/NMI, SCK1 and SI1

*4 PG4 and PG5 (When TTL Schmitt input is selected for the product)

*5 Specifies only when the external clock is input.

*6 Specifies only when the external event count clock is input.

*7 CS0, SI0, and PG (For PG4 and PG5, when CMOS Schmitt input is selected for the product.)

Electrical Characteristics**DC Characteristics** ($V_{DD} = 4.5$ to $5.5V$)

(Ta = -10 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PC, PD4 to PD7, PE2 to PE7, PF4 to PF7, PH (Vol only) PI1 to PI7 PJ, SO0, SCK0	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
			V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
Low level output voltage	V _{OL}	PD, PH	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
		PD0 to PD3 (SCL0, SCL1 SDA0, SDA1)	V _{DD} = 4.5V, I _{OL} = 12.0mA			1.5	V
			V _{DD} = 4.5V, I _{OL} = 3.0mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 6.0mA			0.6	V
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	µA
	I _{IIE}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	µA
	I _{IHT}	TEX	V _{DD} = 5.5V, V _{IH} = 5.5V	0.1		10	µA
	I _{ILT}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.1		-10	µA
	I _{ILR}	RST		-1.5		-400	µA
I/O leakage current	I _{Iz}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0	V _{DD} = 5.5V, VI = 0, 5.5V			±10	µA
Open drain output leakage current (in N-CH Tr off state)	I _{LOH}	PH	V _{DD} = 5.5V, V _{OH} = 12V			50	µA
		PD0 to PD3	V _{DD} = 5.5V, V _{OH} = 5.5V			10	µA
Serial interface CH2 bus switch connection impedance (in output Tr off state)	R _{BS}	SCL0: SCL1 SDA0: SDA1	V _{DD} = 4.5V VSCL0 = VSCL1 = 2.25V VSDA0 = VSDA1 = 2.25V			120	Ω

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Supply current* ¹	IDD1	V _{DD}	High-speed mode (1/2 frequency dividing clock) operation V _{DD} = 5V ± 0.5V		31	50	mA
	IDDS1		Sleep mode V _{DD} = 5V ± 0.5V		2.3	8	mA
	IDD2		32kHz crystal oscillation (C ₁ = C ₂ = 47pF) V _{DD} = 3V ± 0.3V		44	110	μA
	IDDS2		Sleep mode V _{DD} = 3V ± 0.3V		9	35	μA
	IDDS3		Stop mode (EXTAL and TEX pins oscillation stop) V _{DD} = 5V ± 0.5V			30	μA
Input capacity	C _{IN}	PC, PD, PE0, PE1, PF, PG, PI1 to PI7 PJ, CS0, SI0, SCK0, AN0 to AN3, EXTAL, XTAL, TEX, TX, MP, RST	Clock 1MHz 0V other than the measured pins		10	20	pF

*¹ When all output pins are open.




AC Characteristics**(1) Clock timing**

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1		16	MHz
System clock input pulse width	t _{XL} , t _{XH}	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)	28			ns
System clock input rise and fall times	t _{CR} , t _{CF}	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)			200	ns
Event count clock input pulse width	t _{EH} , t _{EL}	EC	Fig. 3	4t _{sys} *1			ns
Event count clock input rise and fall times	t _{ER} , t _{EF}	EC	Fig. 3			20	ns
System clock frequency	fc	TEX TX	Fig. 2 VDD = 2.7 to 5.5V (32kHz clock applied condition)		32.768		kHz
Event count clock input pulse width	t _{TL} , t _{TH}	TEX	Fig. 3	10			μs
Event count clock input rise and fall times	t _{TR} , t _{TF}	TEX	Fig. 3			20	ms

*1 t_{sys} indicates three values according to the contents of the clock control register (CLC; 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing**Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)


(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS ↓ → SCK delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
CS ↑ → SCK floating delay time	t _{DCSKF}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
CS ↓ → SO delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS ↓ → SO floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS High level width	t _{WHCS}	CS0	Chip select transfer mode	t _{sys} + 200		ns
SCK cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK High and Low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc – 100		ns
SI input setup time (for SCK ↑)	t _{SIK}	SI0	SCK input mode	-t _{sys} + 100		ns
			SCK output mode	200		ns
SI input hold time (for SCK ↑)	t _{KSI}	SI0	SCK input mode	2t _{sys} + 100		ns
			SCK output mode	100		ns
SCK ↓ → SO delay time	t _{KSO}	SO0	SCK input mode		2t _{sys} + 200	ns
			SCK output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC: 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK output mode and SO output delay time is 50pF + 1TTL.

Fig. 4. Serial transfer timing (CH0)


Serial transfer (CH1) (SIO mode)(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	2t _{sys} + 200		ns
			Output mode	16000/f _C		ns
SCK1 High and Low level widths	t _{KL} t _{KH}	SCK1	Input mode	t _{sys} + 100		ns
			Output mode	8000/f _C - 100		ns
SI1 input setup time (for SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t _{KSI}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 200	ns
			SCK1 output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC: 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/f_C (Upper 2 bits = "00"), 4000/f_C (Upper 2 bits = "01"), 16000/f_C (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.

Fig. 5. Serial transfer CH1 timing (SIO mode)


Serial transfer (CH1) (Special mode) ($T_a = -10$ to $+75^\circ\text{C}$, $V_{DD} = 4.5$ to 5.5V , $V_{SS} = 0\text{V}$ reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
SO1 cycle time	t_{LCY}	SO1 SI1	*1		104		μs
SI1 data setup time	t_{LSU}	SI1		2			μs
SI1 data hold time	t_{LHD}	SI1		2			μs

*1 t_{LCY} is specified only when serial mode register (CH1) (SIOM1: 05FZ_H) lower 2 bits (SO1 clock selection) has been set at 104 μs .

Note) The load of SO1 pin is 50pF + 1TTL.

Fig. 6. Serial transfer CH1 timing (Special mode)





Serial transfer (CH2)

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCL clock frequency	fSLC	SCL			400	kHz
Bus-free time before starting transfer	tBUF	SDA, SCL		2.6		μs
Hold time for starting transfer	tHD; STA	SDA, SCL		1.0		μs
Clock Low level width	tLOW	SCL		1.0		μs
Clock High level width	tHIGH	SCL		1.0		μs
Setup time for repeated transfers	tsu; STA	SDA, SCL		1.0		μs
Data hold time	tHD; DAT	SDA, SCL		0*1		μs
Data setup time	tsu; DAT	SDA, SCL		100		ns
SDA, SCL rise time	tR	SDA, SCL			300	ns
SDA, SCL fall time	tF	SDA, SCL			300	ns
Setup time for transfer completion	tsu; STO	SDA, SCL		1.6		μs

*1 The SCL fall time (300ns Max.) is not included in the data hold time.

Fig. 7. Serial transfer timing (CH2)**Fig. 8. Device recommended circuit**

- A pull-up resistor (RP) must be connected to SDA0 (or SDA1) and SCL0 (or SCL1).
- The SDA0 (or SDA1) and SCL0 (or SCL1) series resistance ($Rs = 300\Omega$ or less) can be used to reduce the spike noise caused by CRT flashover.

(3) HSYNC counter

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)


Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
External clock input frequency	f _{HCK}	SYNC1				12	MHz
External clock input pulse width	t _{WH} , t _{WL}	SYNC1		33			ns
External clock input rise and fall times	t _R , t _F	SYNC1				200	ns
HCOUP output delay time (for SYNC1 ↑)	t _{HLH} , t _{HHL}	HCOUP	External clock input SYNC1 t _R = t _F = 6ns			t _{sys} + 220	ns
HCOUP output rise and fall times	t _{T LH}	HCOUP	External clock input SYNC1 t _R = t _F = 6ns			50	ns
	t _{T HL}					25	ns

Note1) t_{sys} indicates three values according to the contents of the clock control register (CLC: 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/f_C (Upper 2 bits = "00"), 4000/f_C (Upper 2 bits = "01"), 16000/f_C (Upper 2 bits = "11").

Note2) The load of HCOUP pin is 50pF.

Fig. 9. HSYNC counter timing




(4) A/D converter characteristics

(Ta = -10 to +75°C, VDD = AVDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, Vss = AVss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 5.0V			±1	LSB
Absolute error			Vss = AVss = 0V			±2	LSB
Conversion time	tCONV			160/fADC*1			μs
Sampling time	tSAMP			12/fADC*1			μs
Reference input voltage	VREF	AVREF		AVDD - 0.5		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0		AVREF	V
AVREF current	IREF	AVREF	Operating mode		0.6	1.0	mA
	IREFS		Sleep mode Stop mode 32kHz operating mode			10	μA

Fig. 10. Definitions of A/D converter terms



*1 fADC indicates the below values due to the ADC operation clock selection (PCC: 05F8H) bit 3 and clock control register (CLC: 00FEH) upper 2 bits.

PCC bit 3 CLC upper 2 bits	0 (ϕ/2 selection)	1 (ϕ selection)
00 (ϕ = fEx/2)	fADC = fc/2	fADC = fc
01 (ϕ = fEx/4)	fADC = fc/4	fADC = fc/2
11 (ϕ = fEx/16)	fADC = fc/16	fADC = fc/8

(5) Interruption, reset input (Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption High and Low level widths	t _{IH} t _{IL}	INT0 INT1 INT2 NMI PJ0 to PJ7		1		μs
Reset input Low level width	t _{RSL}	rst		32/fc		μs

Fig. 11. Interruption input timing





Fig. 12. Reset input timing





(6) Others

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
CFG input High and Low level widths	t _{CFH} t _{CFL}	CFG		24t _{FRC} + 200		ns
DFG input High and Low level widths	t _{DFH} t _{DFL}	DFG		16t _{FRC} + 200		ns
DPG minimum pulse width	t _{DPW}	DPG		8t _{FRC} + 200		ns
DPG minimum removal time	t _{rem}	DPG		16t _{FRC} + 200		ns
PBCTL input High and Low level widths	t _{CTH} t _{CTL}	pbctl	t _{sys} = 2000/fc	8t _{FRC} + 200 + t _{sys}		ns
EXI input High and Low level widths	t _{EIH} t _{EIL}	EXI0 EXI1	t _{sys} = 2000/fc	8t _{FRC} + 200 + t _{sys}		ns

Note 1) t_{FRC} = 1000/fc [ns]**Note 2)** t_{sys} indicates three values according to the contents of the clock control register (CLC: 00FEH) upper 2 bits (CPU clock selection).t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 13. Other timings



Supplement**Fig. 14. Recommended oscillation circuit**

Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)	Circuit example
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)
		10.00				
		12.00	5	5		
		16.00				
KINSEKI LTD.	HC-49/U (-S)	8.00	16 (12)	16 (12)	0	(i)
		10.00	16 (12)	16 (12)		
		12.00	12	12		
		16.00	12	12		
	P3	32.768kHz	30	18	470k	(ii)

Selection Guide

Option item	Mask product	CXP878P60Q-1- □□□
Package	100-pin plastic QFP	100-pin plastic QFP
ROM capacitance	52K bytes /60K bytes	PROM 60K bytes
Reset pin pull-up resistor	Existent /Non-existent	Existent
Input circuit format*1	CMOS Schmitt /TTL Schmitt	TTL Schmitt


*1 Pins PG4/SYNC0, PG5/SYNC1 only.

Characteristics Curve

Package Outline

Unit: mm

100PIN QFP (PLASTIC)



SONY CODE	QFP-100P-L01
EIAJ CODE	*QFP100-P-1420-A
JEDEC CODE	_____

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g