## M74HC40102

## 8 STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTER

- HIGH SPEED :
$\mathrm{f}_{\mathrm{MAX}}=38 \mathrm{MHz}$ (TYP.) at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$
- LOW POWER DISSIPATION:
$\mathrm{I}_{\mathrm{CC}}=4 \mu \mathrm{~A}$ (MAX.) at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- HIGH NOISE IMMUNITY:
$\mathrm{V}_{\mathrm{NIH}}=\mathrm{V}_{\mathrm{NIL}}=28 \% \mathrm{~V}_{\mathrm{CC}}$ (MIN.)
- SYMMETRICAL OUTPUT IMPEDANCE: $\left|\mathrm{I}_{\mathrm{OH}}\right|=\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}(\mathrm{MIN})$
- BALANCED PROPAGATION DELAYS:
$\mathrm{t}_{\mathrm{PLH}} \cong \mathrm{t}_{\mathrm{PHL}}$
- WIDE OPERATING VOLTAGE RANGE:
$\mathrm{V}_{\mathrm{CC}}(\mathrm{OPR})=2 \mathrm{~V}$ to 6 V
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 40102


## DESCRIPTION

The M74HC40102 is an high speed CMOS 8-STAGE PRESETTABLE SYNCHRONOUS DOWN COUNTER fabricated with silicon gate $\mathrm{C}^{2} \mathrm{MOS}$ technology.
The HCF40102 consists of an 8 stage synchronous down counter with a single output which is active when the internal count is zero. The HC40102 is configured as two cascaded 4-bit BCD counters. This device has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the CARRY-OUT / ZERO DETECT output are active low logic. In normal operation the counter is decremented by one count on each positive


ORDER CODES

| PACKAG <br> $\mathbf{E}$ | TUBE | T\& R |
| :---: | :---: | :---: |
| DIP | M74HC40102B1R |  |
| SOP | M74HC40102M1R | M74HC40102RM13TR |
| TSSOP |  | M74HC40102TTR |

transition of the CLOCK. Counting is inhibited when the CARRY-IN / COUNTER ENABLE ( $\overline{\mathrm{CI} /}$ $\overline{\mathrm{CE}})$ input is high. The CARRY-OUT / ZERO-DETECT ( $\overline{C O / Z D})$ output goes low when the count reaches zero if the $\overline{\mathrm{Cl} / \mathrm{CE}}$ input is low, and remains low for one full clock period. When the SYNCHRONOUS PRESET-ENABLE (SPE) input is low, data at the $J$ input is clocked into the counter on the next positive clock transition regardless of the state of the $\overline{\mathrm{CI} / \mathrm{CE}}$ input.
When the ASYNCHRONOUS PRESET-ENABLE (APE) input is low, data at the $J$ inputs is asynchronously forced into the counter regardless of the state of the $\overline{\mathrm{SPE}} \overline{\mathrm{CI} / \mathrm{CE}}$ or CLOCK inputs. J input J0-J7 represent two 4-bit BCD words. When the CLEAR, CLR input is low, the counter is

PIN CONNECTION AND IEC LOGIC SYMBOLS

asynchronously cleared to its maximum count $\left(99_{10}\right)$ regardless of the state of any other input. The precedence relationship between control input is indicated in the truth table. If all control inputs are high at the time of zero count, the counters will jump to the maximum count giving a

INPUT AND OUTPUT EQUIVALENT CIRCUIT

counting sequence of 100 clock pulses long. The HC40102 may be cascaded using the CI/CE input and the CO/ZD output, in either a synchronous or ripple mode. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | CLOCK | Clock Input (LOW to <br> HIGH edge triggered) |
| 2 | $\overline{\text { CLEAR }}$ | Asynchronous Master <br> Reset Input (Active Low) |
| 3 | $\overline{\mathrm{CI} / \mathrm{CE}}$ | Terminal Enable Input |
| $4,5,6,7,10$, <br> $11,12,13$ | J0 to J9 | Jam Inputs |
| 9 | $\overline{\mathrm{APE}}$ | Asynchronous Preset <br> Enable Inputs(Active Low) |
| 14 | $\overline{\mathrm{CO} / \mathrm{ZD}}$ | Terminal Count Output <br> (Active Low) |
| 15 | $\overline{\mathrm{SPE}}$ | Synchronous Preset <br> Enable Input (Active Low) |
| 8 | GND | Ground (OV) |
| 16 | Vcc | Positive Supply Voltage |

## TRUTH TABLE

| CONTROL INPUTS |  |  |  | MODE | FUNCTIONAL DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLEAR | $\overline{\text { APE }}$ | $\overline{\text { SPE }}$ | $\overline{C l / C E}$ |  |  |
| H | H | H | H | COUNT INHIBIT | EVEN IF CLOCK IS GIVEN, NO COUNT IS MADE |
| H | H | H | L | REGULAR COUNT | DOWN COUNT AT RISING EDGE OF CLOCK |
| H | H | L | X | SYNCHRONOUS PRESET | DATA OF PI TERMINAL IS PRESET AT RISING EDGE OF CLOCK |
| H | L | X | X | ASYNCHRONOUS PRESET | DATA OF PI TERMINAL IS ASYNCHRONOUSLY PRESET TO CLOCK |
| L | X | X | X | CLEAR | COUNTER IS SET TO MAXIMUM COUNT |

$X$ : Don't Care
Maximum Count is "99"

## LOGIC DIAGRAM



TIMING CHART



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 to +7 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | DC Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | DC Output Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC Input Diode Current | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{OK}}$ | DC Output Diode Current | $\pm 20$ | mA |
| $\mathrm{I}_{\mathrm{O}}$ | DC Output Current | $\pm 25$ | mA |
| $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{GND}}$ | DC $\mathrm{V}_{\mathrm{CC}}$ or Ground Current | $\pm 50$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation | $500\left(^{*}\right)$ | mW |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature (10 sec) | 300 | ${ }^{\circ} \mathrm{C}$ |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied
(*) 500 mW at $65{ }^{\circ} \mathrm{C}$; derate to 300 mW by $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ from $65^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 2 to 6 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage | 0 to $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{T}_{\mathrm{op}}$ | Operating Temperature | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time | 0 to 1000 | ns |

## DC SPECIFICATIONS

| Symbol | Parameter | Test Condition |  | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & V_{C C} \\ & (V) \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High Level Input Voltage | 2.0 |  | 1.5 |  |  | 1.5 |  | 1.5 |  | V |
|  |  | 4.5 |  | 3.15 |  |  | 3.15 |  | 3.15 |  |  |
|  |  | 6.0 |  | 4.2 |  |  | 4.2 |  | 4.2 |  |  |
| $\mathrm{V}_{\text {IL }}$ | Low Level Input Voltage | 2.0 |  |  |  | 0.5 |  | 0.5 |  | 0.5 | V |
|  |  | 4.5 |  |  |  | 1.35 |  | 1.35 |  | 1.35 |  |
|  |  | 6.0 |  |  |  | 1.8 |  | 1.8 |  | 1.8 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High Level Output Voltage | 2.0 | $\mathrm{I}_{\mathrm{O}}=-20 \mu \mathrm{~A}$ | 1.9 | 2.0 |  | 1.9 |  | 1.9 |  | V |
|  |  | 4.5 | $\mathrm{I}_{\mathrm{O}}=-20 \mu \mathrm{~A}$ | 4.4 | 4.5 |  | 4.4 |  | 4.4 |  |  |
|  |  | 6.0 | $\mathrm{I}_{\mathrm{O}}=-20 \mu \mathrm{~A}$ | 5.9 | 6.0 |  | 5.9 |  | 5.9 |  |  |
|  |  | 4.5 | $\mathrm{I}_{\mathrm{O}}=-4.0 \mathrm{~mA}$ | 4.18 | 4.31 |  | 4.13 |  | 4.10 |  |  |
|  |  | 6.0 | $\mathrm{I}_{\mathrm{O}}=-5.2 \mathrm{~mA}$ | 5.68 | 5.8 |  | 5.63 |  | 5.60 |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low Level Output Voltage | 2.0 | $\mathrm{I}_{\mathrm{O}}=20 \mu \mathrm{~A}$ |  | 0.0 | 0.1 |  | 0.1 |  | 0.1 | V |
|  |  | 4.5 | $\mathrm{I}_{\mathrm{O}}=20 \mu \mathrm{~A}$ |  | 0.0 | 0.1 |  | 0.1 |  | 0.1 |  |
|  |  | 6.0 | $\mathrm{I}_{\mathrm{O}}=20 \mu \mathrm{~A}$ |  | 0.0 | 0.1 |  | 0.1 |  | 0.1 |  |
|  |  | 4.5 | $\mathrm{I}_{\mathrm{O}}=4.0 \mathrm{~mA}$ |  | 0.17 | 0.26 |  | 0.33 |  | 0.40 |  |
|  |  | 6.0 | $\mathrm{I}_{\mathrm{O}}=5.2 \mathrm{~mA}$ |  | 0.18 | 0.26 |  | 0.33 |  | 0.40 |  |
| 1 | Input Leakage Current | 6.0 | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ or GND |  |  | $\pm 0.1$ |  | $\pm 1$ |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent Supply Current | 6.0 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 4 |  | 40 |  | 80 | $\mu \mathrm{A}$ |

AC ELECTRICAL CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Input $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$ )

| Symbol | Parameter | Test Condition |  | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & (\mathrm{~V}) \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {TLH }} \mathrm{t}_{\text {THL }}$ | Output Transition Time | 2.0 |  |  | 30 | 75 |  | 95 |  | 110 | ns |
|  |  | 4.5 |  |  | 8 | 15 |  | 19 |  | 22 |  |
|  |  | 6.0 |  |  | 7 | 13 |  | 16 |  | 19 |  |
| $\mathrm{t}_{\text {PLH }} \mathrm{t}_{\text {PHL }}$ | Propagation Delay Time ( $\overline{\mathrm{CK}}-\overline{\mathrm{CO} / \mathrm{ZD}})$ | 2.0 |  |  | 96 | 185 |  | 230 |  | 280 | ns |
|  |  | 4.5 |  |  | 24 | 37 |  | 46 |  | 56 |  |
|  |  | 6.0 |  |  | 20 | 31 |  | 39 |  | 47 |  |
| $\mathrm{t}_{\text {PLH }} \mathrm{t}_{\text {PHL }}$ | Propagation Delay Time <br> ( $\overline{\text { APE }}-\overline{\mathrm{CO} / \mathrm{ZD}})$ | 2.0 |  |  | 116 | 225 |  | 280 |  | 340 | ns |
|  |  | 4.5 |  |  | 29 | 45 |  | 56 |  | 68 |  |
|  |  | 6.0 |  |  | 25 | 38 |  | 48 |  | 57 |  |
| $\mathrm{t}_{\text {PLH }} \mathrm{t}_{\text {PHL }}$ | Propagation Delay Time $\qquad$ (CL - CO/ZD) | 2.0 |  |  | 104 | 200 |  | 250 |  | 300 | ns |
|  |  | 4.5 |  |  | 26 | 40 |  | 50 |  | 60 |  |
|  |  | 6.0 |  |  | 22 | 34 |  | 43 |  | 51 |  |
| $\mathrm{t}_{\text {PLH }} \mathrm{t}_{\text {PHL }}$ | Propagation Delay Time ( $\overline{\mathrm{CI} / \mathrm{CE}}-\overline{\mathrm{CO} / Z \mathrm{D}})$ | 2.0 |  |  | 48 | 95 |  | 120 |  | 145 | ns |
|  |  | 4.5 |  |  | 12 | 19 |  | 24 |  | 29 |  |
|  |  | 6.0 |  |  | 10 | 16 |  | 20 |  | 24 |  |


| Symbol | Parameter | Test Condition |  | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & \text { (V) } \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 2.0 |  | 4 | 8 |  | 3 |  | 2.6 |  | MHz |
|  |  | 4.5 |  | 20 | 32 |  | 16 |  | 13 |  |  |
|  |  | 6.0 |  | 24 | 38 |  | 19 |  | 15 |  |  |
| ${ }^{\text {W }}$ W | Clock Pulse Width HIGH or LOW | 2.0 |  | 150 | 20 |  | 195 |  | 235 |  | ns |
|  |  | 4.5 |  | 30 | 7 |  | 36 |  | 45 |  |  |
|  |  | 6.0 |  | 25 | 5 |  | 32 |  | 40 |  |  |
| ${ }^{\text {tw }}$ | CLEAR Pulse Width LOW | 2.0 |  | 115 | 35 |  | 140 |  | 175 |  | ns |
|  |  | 4.5 |  | 20 | 12 |  | 28 |  | 35 |  |  |
|  |  | 6.0 |  | 19 | 10 |  | 24 |  | 30 |  |  |
| $\mathrm{t}_{\mathrm{w}}$ | Preset Enable Pulse Width APE, LOW | 2.0 |  | 115 | 31 |  | 140 |  | 175 |  | ns |
|  |  | 4.5 |  | 20 | 11 |  | 28 |  | 35 |  |  |
|  |  | 6.0 |  | 19 | 9 |  | 24 |  | 30 |  |  |
| $\mathrm{t}_{\text {REM }}$ | Removal time CLEAR to CLOCK or $\overline{\text { APE }}$ to CLOCK | 2.0 |  | 47 | 12 |  | 62 |  | 70 |  | ns |
|  |  | 4.5 |  | 9 | 4 |  | 12 |  | 13 |  |  |
|  |  | 6.0 |  | 8 | 3 |  | 10 |  | 11 |  |  |
| $\mathrm{t}_{\text {SETUP }}$ | Set Up Time $\overline{\text { SPE }}$ to CLOCK | 2.0 |  | 70 | 20 |  | 90 |  | 110 |  | ns |
|  |  | 4.5 |  | 13 | 7 |  | 16 |  | 20 |  |  |
|  |  | 6.0 |  | 11 | 5 |  | 15 |  | 16 |  |  |
| $t_{\text {SETUP }}$ | Set Up Time $\overline{\mathrm{CI} / \mathrm{CE}}$ to CLOCK | 2.0 |  | 140 | 40 |  | 175 |  | 205 |  | ns |
|  |  | 4.5 |  | 27 | 14 |  | 36 |  | 42 |  |  |
|  |  | 6.0 |  | 23 | 12 |  | 31 |  | 36 |  |  |
| $t_{\text {SETUP }}$ | Set Up Time Jn to CLOCK | 2.0 |  | 72 | 20 |  | 92 |  | 105 |  | ns |
|  |  | 4.5 |  | 14 | 8 |  | 18 |  | 20 |  |  |
|  |  | 6.0 |  | 12 | 6 |  | 15 |  | 18 |  |  |
| $\mathrm{t}_{\text {hold }}$ | Hold Time SPE to CLOCK | 2.0 |  | -14 | 0 |  | 0 |  | 0 |  | ns |
|  |  | 4.5 |  | -5 | 0 |  | 0 |  | 0 |  |  |
|  |  | 6.0 |  | -4 | 0 |  | 0 |  | 0 |  |  |
| $\mathrm{t}_{\text {hold }}$ | Hold Time $\overline{\mathrm{CI} / \mathrm{CE}}$ to CLOCK | 2.0 |  | -30 | 0 |  | 0 |  | 0 |  | ns |
|  |  | 4.5 |  | -11 | 0 |  | 0 |  | 0 |  |  |
|  |  | 6.0 |  | -9 | 0 |  | 0 |  | 0 |  |  |
| $\mathrm{t}_{\text {nold }}$ | Hold Time Jn to CLOCK | 2.0 |  | -17 | 0 |  | 0 |  | 0 |  | ns |
|  |  | 4.5 |  | -6 | 0 |  | 0 |  | 0 |  |  |
|  |  | 6.0 |  | -5 | 0 |  | 0 |  | 0 |  |  |

CAPACITIVE CHARACTERISTICS

| Symbol | Parameter | Test Condition |  | Value |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & V_{C C} \\ & (\mathrm{~V}) \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | -40 to $85^{\circ} \mathrm{C}$ |  | -55 to $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 5.0 |  |  | 5 | 10 |  | 10 |  | 10 | pF |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (note 1) | 5.0 |  |  | 60 |  |  |  |  |  | pF |

1) $C_{P D}$ is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{C C(o p r)}=C_{P D} \times V_{C C} \times f_{I N}+I_{C C}$

## FUNCTIONAL DESCRIPTION

This device is an 8-stage presettable synchronous down counter. Carry Out/Zero Detect (CO/ZD) is output at the "L" level for the period of 1 bit when the readout becomes " 0 ". This device adopts binary coded decimal notation, making setting up to 99 counts possible.
COUNT OPERATION
At the "H" level of control input of $\overline{\text { CLEAR }}, \overline{\text { SPE }}$ and $\overline{\mathrm{APE}}$, the counter carriers out down count operation one by one at the rise of pulse given to CLOCK input. Count operation can be inhibited by setting Carry Input/Clock Enable $\overline{\mathrm{Cl} / \mathrm{CE}}$ to the " H " level.
$\overline{C O / Z D}$ is output at the " L " level when the readout becomes " 0 " but is not output even if the readout becomes " 0 " when $\overline{\mathrm{Cl} / \mathrm{CE}}$ is at the " H " level, thus maintaining the " H " level.
Synchronous cascade operation can be carried out by using $\overline{\mathrm{CI} / \mathrm{CE}}$ input and $\overline{\mathrm{CO} / \mathrm{ZD}}$ output.

The contents of count jump to maximum count (99) if clock is given when the readout is "0". Therefore, operation of 100 -frequency division is carried out when clock input alone is given without various kinds of preset operation.

## PRESET AND RESET OPERATION

When Clear ( $\overline{\mathrm{CLEAR}}$ ) input is set to the "L" level, the readout is set to the maximum count independently of other inputs. When Asynchronous Preset Enable ( $\overline{\mathrm{APE}}$ ) input is set to the "L" level, readouts given on J 0 to J 7 can be preset asynchronously to the counter independently of inputs other than CLEAR input. When Synchronous Preset Enable ( $\overline{\mathrm{SPE}}$ ) is set to the "L" level the readouts given on J 0 to J 7 can be preset to counter synchronously with the rise of clock. As to these operation mode, refer to the truth table.


| INPUTS |  |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CLEAR }}$ | $\overline{\text { APE }}$ | $\overline{\text { SPE }}$ | J | $\overline{\text { TE }}$ | CLOCK | $\overline{\mathbf{Q}} \mathbf{n + 1}$ |
| L | X | X | X | X | X | L |
| H | L | X | L | X | X | L |
| H | L | X | H | X | X | H |
| H | H | L | L | X | 厂 | L |
| H | H | L | H | X | $\checkmark$ | H |
| H | H | L | X | X | 亿 | $\overline{\mathrm{Q}}$ |
| H | H | H | X | L | L | Qn |
| H | H | H | X | H | X | $\overline{\mathrm{Q}} \mathrm{n}$ |

## TYPICAL APPLICATIONS

## PROGRAMMABLE DIVIDE-BY-N COUNTER


fout $=f_{\text {LN }} /(N+1)$
Timing Chart when $N=" 3 "$
$\left(J 0, J 1=V_{C C}, J 2-J 7=G N D\right.$


HC40102 ... 1/2 to 1/100 are dividable

## PARALLEL CARRY CASCADING



* At synchronous cascade connection, huzzerd occurs at CO output after its second stage when digit place changes, due to delay arrival. Therefore, take gate from HC 32 or the like, not from C 0 output at the rear stage directly


## PROGRAMMABLE TIMER


$t_{W}=\left(-\frac{N}{f \mid N}+t_{s}\right)$

The above formula does not take into account the phase of clock input. Therefore, the real pulse width is the distance between the above formula-1/fiN $\sim$ The above formula

## TEST CIRCUIT


$\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ or equivalent (includes jig and probe capacitance)
$R_{T}=Z_{\text {OUT }}$ of pulse generator (typically $50 \Omega$ )
WAVEFORM 1 : PROPAGATION DELAY TIME ( $\mathrm{f}=1 \mathrm{MHz} ; 50 \%$ duty cycle)


WAVEFORM 2 :PROPAGATION DELAY, MINIMUM PULSE WIDTH AND REMOVAL TIME ( $\mathrm{f}=1 \mathrm{MHz}$; 50\% duty cycle)


WAVEFORM 3 :PROPAGATION DELAY, MINIMUM PULSE WIDTH AND REMOVAL TIME ( $\mathrm{f}=1 \mathrm{MHz}$; 50\% duty cycle)


WAVEFORM 4 : PROPAGATION DELAY TIME ( $\mathrm{f}=1 \mathrm{MHz} ; 50 \%$ duty cycle)


WAVEFORM 5 : MINIMUM SETUP TIME ( $\mathrm{f}=1 \mathrm{MHz} ; 50 \%$ duty cycle)


WAVEFORM 6 : MINIMUM SETUP TIME ( $\mathrm{f}=1 \mathrm{MHz} ; 50 \%$ duty cycle)


Plastic DIP-16 (0.25) MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 |  |  | 0.020 |  |  |
| B | 0.77 |  | 1.65 | 0.030 |  | 0.065 |
| b |  | 0.5 |  |  | 0.020 |  |
| b1 |  | 0.25 |  |  | 0.010 |  |
| D |  |  | 20 |  | 0.335 |  |
| E |  | 17.78 |  |  | 0.700 |  |
| e |  |  |  |  |  |  |
| e3 |  |  | 7.1 |  |  | 0.280 |
| F |  | 3.3 |  |  |  | 0.130 |
| I |  |  | 1.27 |  |  | 0.201 |
| L |  |  |  |  |  |  |
| Z |  |  |  |  |  |  |



## SO-16 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 1.75 |  |  | 0.068 |
| a1 | 0.1 |  | 0.2 | 0.003 |  | 0.007 |
| a2 |  |  | 1.65 |  |  | 0.064 |
| b | 0.35 |  | 0.46 | 0.013 |  | 0.018 |
| b1 | 0.19 |  | 0.25 | 0.007 |  | 0.010 |
| C |  | 0.5 |  |  | 0.019 |  |
| c1 | $45^{\circ}$ (typ.) |  |  |  |  |  |
| D | 9.8 |  | 10 | 0.385 |  | 0.393 |
| E | 5.8 |  | 6.2 | 0.228 |  | 0.244 |
| e |  | 1.27 |  |  | 0.050 |  |
| e3 |  | 8.89 |  |  | 0.350 |  |
| F | 3.8 |  | 4.0 | 0.149 |  | 0.157 |
| G | 4.6 |  | 5.3 | 0.181 |  | 0.208 |
| L | 0.5 |  | 1.27 | 0.019 |  | 0.050 |
| M |  |  | 0.62 |  |  | 0.024 |
| S | $8^{\circ}$ (max.) |  |  |  |  |  |



TSSOP16 MECHANICAL DATA

| DIM. | mm. |  |  | inch |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| A |  |  | 1.2 |  |  | 0.047 |
| A1 | 0.05 |  | 0.15 | 0.002 | 0.004 | 0.006 |
| A2 | 0.8 | 1 | 1.05 | 0.031 | 0.039 | 0.041 |
| b | 0.19 |  | 0.30 | 0.007 |  | 0.012 |
| c | 0.09 |  | 0.20 | 0.004 |  | 0.0089 |
| D | 4.9 | 5 | 5.1 | 0.193 | 0.197 | 0.201 |
| E | 6.2 | 6.4 | 6.6 | 0.244 | 0.252 | 0.260 |
| E1 | 4.3 | 4.4 | 4.48 | 0.169 | 0.173 | 0.176 |
| e |  | 0.65 BSC |  |  | 0.0256 BSC |  |
| K | $0^{\circ}$ |  | $8 \circ$ | $0{ }^{\circ}$ |  | 8 |
| L | 0.45 | 0.60 | 0.75 | 0.018 | 0.024 | 0.030 |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom
© http://www.st.com

