

SPEC No.	MFM2-J12604
ISSUE:	Jun. 8, 2000

To: \_\_\_\_\_

**PRELIMINARY**  
**SPECIFICATIONS**

Product Type 16M (x8/x16) Flash Memory + 2M (x8) SRAM

**LRS1329A**

Model No. (LRS1329A)

This device specification is subject to change without notice.

\*This specifications contains 32 pages including the cover and appendix.

\*Refer to LH28F400BV, LH28F800BV, LH28F160BV Series Appendix (FUM99903).

CUSTOMERS ACCEPTANCE

DATE: \_\_\_\_\_

BY: \_\_\_\_\_

PRESENTED

BY: N. Hondo

N. HONDO

Dept. General Manager

REVIEWED BY:

PREPARED BY:

Y. Murakami T. Sugiyama

Product Development Dept. I  
Flash Memory Development Center  
Integrated Circuits Development Group  
SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools
    - Audiovisual equipment
    - Home appliance
    - Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
    - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
    - Mainframe computers
    - Traffic control systems
    - Gas leak detectors and automatic cutoff devices
    - Rescue and security equipment
    - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
    - Aerospace equipment
    - Communications equipment for trunk lines
    - Control equipment for the nuclear power industry
    - Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

## Contents

1. Description .....	2
2. Pin Configuration .....	3
3. Truth Table .....	5
4. Block Diagram .....	6
5. Command Definitions for Flash Memory .....	7
5.1 Command Definitions .....	7
5.2 Identifier Codes .....	7
5.3 Write Protection Alternatives .....	7
6. Status Register Definition .....	8
7. Memory Map for Flash Memory .....	9
8. Absolute Maximum Ratings .....	10
9. Recommended DC Operating Conditions .....	10
10. Pin Capacitance .....	10
11. DC Electrical Characteristics .....	11
12. AC Electrical Characteristics for Flash Memory .....	13
12.1 AC Test Conditions .....	13
12.2 Read Cycle .....	13
12.3 Write Cycle (F- $\overline{WE}$ Controlled) .....	14
12.4 Write Cycle (F- $\overline{CE}$ Controlled) .....	15
12.5 Block Erase and Word/Byte Write Performance .....	16
12.6 Flash Memory AC Characteristics Timing Chart .....	17
12.7 Reset Operations .....	21
13. AC Electrical Characteristics for SRAM .....	22
13.1 AC Test Conditions .....	22
13.2 Read Cycle .....	22
13.3 Write Cycle .....	22
13.4 SRAM AC Characteristics Timing Chart .....	23
14. Data Retention Characteristics for SRAM .....	26
15. Notes .....	27
16. Flash Memory Data Protection .....	28
17. Design Considerations .....	29
18. Related Document Information .....	29

## 1. Description

The LRS1329A is a combination memory organized as  $2,097,152 \times 8$  /  $1,048,576 \times 16$  bit flash memory and  $262,144 \times 8$  bit static RAM in one package.

### Features

- Power supply •••• 2.7V to 3.6V
- Operating temperature ••••  $-25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Not designed or rated as radiation hardened
- 72 pin CSP (LCSP072-P-0811) plastic package
- Flash memory has P-type bulk silicon, and SRAM has P-type bulk silicon.


### Flash Memory

- Access Time •••• 100ns (Max.)
- Power Supply current (The current for F- $V_{CC}$  pin and F- $V_{PP}$  pin)
  - Read •••• 25 mA (Max.  $t_{CYCLE} = 200\text{ns}$ , CMOS Input)
  - Word/Byte write •••• 57 mA (Max.)
  - Block erase •••• 42 mA (Max.)
  - Reset Power-Down ••••  $15\mu\text{A}$  (Max.  $F\text{-}\overline{RP} = \text{GND} \pm 0.2\text{V}$ ,  
 $I_{OUT}(F\text{-}\overline{RY}/\overline{BY}) = 0\text{mA}$ )
  - Standby ••••  $65\mu\text{A}$  (Max.  $F\text{-}\overline{CE} = F\text{-}\overline{RP} = F\text{-}V_{CC} \pm 0.2\text{V}$ )
- Optimized Array Blocking Architecture for each Bank.
  - Two 4k-word/8k-byte Boot Blocks
  - Six 4k-word/8k-byte Parameter Blocks
  - Thirty-one 32k-word/64k-byte Main Blocks
  - Top Boot Location
- Extended Cycling Capability
  - 100,000 Block Erase Cycles
- Enhanced Automated Suspend Options
  - Word/Byte Write Suspend to Read
  - Block Erase Suspend to Word/Byte Write
  - Block Erase Suspend to Read

### SRAM

- Access Time •••• 85 ns (Max.)
- Power Supply current
  - Operating current •••• 35mA (Max.  $t_{RC}, t_{WC} = \text{Min.}$ )
  - 6 mA (Max.  $t_{RC}, t_{WC} = 1\mu\text{s}$ , CMOS Input)
  - Standby current ••••  $30\mu\text{A}$  (Max.)
  - Data retention current ••••  $30\mu\text{A}$  (Max.)

## 2. Pin Configuration



Note) From T1 to T4 pins are needed to be open.  
 Two NC pins at the corner are connected.  
 Do not float any GND pins.

Pin	Description	Type
A <sub>0</sub> to A <sub>16</sub>	Address Inputs (Common)	Input
F-A <sub>-1</sub> , F-A <sub>17</sub> to F-A <sub>19</sub>	Address Inputs (Flash) F-A <sub>-1</sub> : Not used in x16 mode. F-A <sub>-1</sub> : L.S.B in x8 mode.	Input
S-A <sub>17</sub>	Address Inputs (SRAM)	Input
F- $\overline{CE}$	Chip Enable Inputs (Flash)	Input
S- $\overline{CE}_1$ , S- $\overline{CE}_2$	Chip Enable Inputs (SRAM)	Input
F- $\overline{WE}$	Write Enable Input (Flash)	Input
S- $\overline{WE}$	Write Enable Input (SRAM)	Input
F- $\overline{OE}$	Output Enable Input (Flash)	Input
S- $\overline{OE}$	Output Enable Input (SRAM)	Input
F- $\overline{RP}$	Reset Power Down Input (Flash) Block erase and Word/Byte Write : V <sub>IH</sub> or V <sub>HH</sub> Read : V <sub>IH</sub> or V <sub>HH</sub> Reset Power Down : V <sub>IL</sub>	Input
F- $\overline{WP}$	Write Protect Input (Flash) Two Boot Blocks Locked : V <sub>IL</sub> (With F- $\overline{RP}$ = V <sub>HH</sub> Erase of Write can operate to all block)	Input
F- $\overline{BYTE}$	Byte Enable (Flash); x8 mode : V <sub>IL</sub> , x16 mode : V <sub>IH</sub>	Input
F-RY/ $\overline{BY}$	Ready/Busy Output (Flash) During an Erase or Write operation : V <sub>OL</sub> Block Erase and Word/Byte Write Suspend : High-Z (High impedance) Reset Power Down : High-Z (High impedance)	Open Drain Output
DQ <sub>0</sub> to DQ <sub>7</sub>	Data Inputs and Outputs (Common)	Input / Output
F-DQ <sub>8</sub> to F-DQ <sub>15</sub>	Data Inputs and Outputs (Flash) ; Not used in x8 mode.	Input / Output
F-V <sub>CC</sub>	Power Supply (Flash)	Power
S-V <sub>CC</sub>	Power Supply (SRAM)	Power
F-V <sub>PP</sub>	Write, Erase Power Supply (Flash) Block Erase and Word/Byte Write : F-V <sub>PP</sub> = V <sub>PPH</sub> All Blocks Locked : F-V <sub>PP</sub> < V <sub>PPLK</sub>	Power
F-GND	GND (Flash)	Power
S-GND	GND (SRAM)	Power
NC	Non Connection (Should be all open)	-
T <sub>1</sub> to T <sub>4</sub>	Test pin (Should be all open)	-

3. Truth Table<sup>(1)</sup>


Flash	SRAM	Notes	F- $\overline{CE}$	F- $\overline{RP}$	F- $\overline{OE}$	F- $\overline{WE}$	F- $\overline{BYTE}$	S- $\overline{CE}_1$	S-CE <sub>2</sub>	S- $\overline{OE}$	S- $\overline{WE}$	DQ <sub>0</sub> to DQ <sub>7</sub>	F-DQ <sub>8</sub> to F-DQ <sub>15</sub>	
Read	Standby	4,5,6	L	H	L	H	H	(7)	X	X	D <sub>OUT</sub>			
							L				D <sub>OUT</sub>	High-Z		
Output Disable		5,6			H		H				High-Z			
							L				D <sub>IN</sub>			
Write		2,3,4,5,6			H		L				H	D <sub>IN</sub>		
											L	D <sub>IN</sub>	High-Z	
Standby	Read	6	H	H	X	X	X	L	H	H	D <sub>OUT</sub>	High-Z		
	Output Disable	6									H		High-Z	
	Write	6									L		D <sub>IN</sub>	
Reset Power Down	Read	6	X	L	X	X	X	L	H	H	D <sub>OUT</sub>	High-Z		
	Output Disable	6									H		High-Z	
	Write	6									L		D <sub>IN</sub>	
Standby	Standby	6	H	H	X	X	X	(7)	X	X	High-Z			
Reset Power Down		6	X	L										

Notes:

- L = V<sub>IL</sub>, H = V<sub>IH</sub>, X = H or L. Refer to DC Characteristics. High-Z = High impedance.
- Command Writes involving block erase or word/byte write are reliably executed when F-V<sub>PP</sub> = V<sub>PPH</sub> and F-V<sub>CC</sub> = 2.7V to 3.6V.  
Block erase or word/byte write with V<sub>IH</sub> < F- $\overline{RP}$  < V<sub>IH</sub> produce spurious results and should not be attempted.
- Refer Section 5. Command Definitions for valid address input and D<sub>IN</sub> during a write operation.
- Never hold F- $\overline{OE}$  low and F- $\overline{WE}$  low at the same timing.
- F-A<sub>-1</sub> set to V<sub>IL</sub> or V<sub>IH</sub> in byte mode (F- $\overline{BYTE}$  = V<sub>IL</sub>)
- F- $\overline{WP}$  set to V<sub>IL</sub> or V<sub>IH</sub>.
- SRAM Standby Mode

S- $\overline{CE}_1$	S-CE <sub>2</sub>
H	X
X	L

4. Block Diagram





5. Command Definitions for Flash Memory<sup>(1)</sup>

## 5.1 Command Definitions

Command	Bus Cycles Required	Note	First Bus Cycle			Second Bus Cycle		
			Oper <sup>(2)</sup>	Address <sup>(3)</sup>	Data <sup>(3)</sup>	Oper <sup>(2)</sup>	Address <sup>(3)</sup>	Data <sup>(3)</sup>
Read Array / Reset	1		Write	XA	FFH			
Read Identifier Codes	≥ 2	4	Write	XA	90H	Read	IA	ID
Read Status Register	2		Write	XA	70H	Read	XA	SRD
Clear Status Register	1		Write	XA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Word/Byte Write	2	5	Write	WA	40H or 10H	Write	WA	WD
Block Erase and Word/Byte Write Suspend	1	5	Write	XA	B0H			
Block Erase and Word/Byte Write Resume	1	5	Write	XA	D0H			

Notes:

- Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.
- Bus operations are defined in 3. Truth Table.
- XA = Any valid address within the device.  
IA = Identifier code address.  
BA = Address within the block being erased.  
WA = Address of memory location to be written.  
SRD = Data read from status register (See 6. Status Register Definition).  
WD = Data to be written at location WA. Data is latched on the rising edge of F- $\overline{WE}$  or F- $\overline{CE}$  (whichever goes high first).  
ID = Data read from identifier codes (See 5.2 Identifier Codes).
- See Identifier Codes in section 5.2.
- See Write Protection Alternatives in section 5.3.

5.2 Identifier Codes<sup>(1)</sup>

Codes	Address [A <sub>19</sub> - A <sub>0</sub> ]	Data [DQ <sub>7</sub> - DQ <sub>0</sub> ]
Manufacture Code	00000H	B0H
Device Code	00001H	48H

Notes:

- Read Identifier Codes command is defined in 5.1 Command Definitions.

## 5.3 Write Protection Alternatives

Operation	F-V <sub>PP</sub>	F- $\overline{RP}$	F- $\overline{WP}$	Effect
Block Erase or Word/Byte Write	V <sub>IL</sub>	X	X	All Blocks Locked.
	>V <sub>PPLK</sub> <sup>(1)</sup>	V <sub>IL</sub>	X	All Blocks Locked.
		V <sub>HH</sub>	X	All Blocks Unlocked.
		V <sub>IH</sub>	V <sub>IL</sub>	2 Boot Blocks Locked.
			V <sub>IH</sub>	All Blocks Unlocked.

Note:

- F-V<sub>PP</sub> is guaranteed only with the nominal voltages.

## 6. Status Register Definition

WSMS	ESS	ES	WBWS	VPPS	WBWSS	DPS	R
7	6	5	4	3	2	1	0

## SR.7= WRITE STATE MACHINE STATUS (WSMS)

- 1= Ready
- 0= Busy

## SR.6= ERASE SUSPEND STATUS (ESS)

- 1= Block Erase Suspended
- 0= Block Erase in Progress/Completed

## SR.5= ERASE STATUS (ES)

- 1= Error in Block Erase
- 0= Successful Block Erase

## SR.4= WORD/BYTE WRITE STATUS (WBWS)

- 1= Error in Word/Byte Write
- 0= Successful Word/Byte Write

SR.3= F-V<sub>PP</sub> STATUS (VPPS)

- 1= F-V<sub>PP</sub> Low Detect, Operation Abort
- 0= F-V<sub>PP</sub> OK

## SR.2 = WORD/BYTE WRITE SUSPEND STATUS (WBWSS)

- 1= Word/Byte Write Suspended
- 0= Word/Byte Write in Progress/Completed

## SR.1 = DEVICE PROTECT STATUS (DPS)

- 1= F- $\overline{WP}$  or F- $\overline{RP}$  Lock Detected, Operation Abort
- 0= Unlocked

## SR.0= RESERVED FOR FUTURE ENHANCEMENTS (R)

## Notes:

Check SR.7 or F-RY/ $\overline{BY}$  to determine Block Erase or Word/Byte Write completion.

SR.6 - SR.0 are invalid while SR.7 = "0".

If both SR.5 and SR.4 are "1"s after a Block Erase attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of F-V<sub>PP</sub> level. The WSM (Write State Machine) interrogates and indicates the F-V<sub>PP</sub> level only after Block Erase or Word/Byte Write command sequences. SR.3 is not guaranteed to reports accurate feedback only when F-V<sub>PP</sub> ≠ V<sub>PPH</sub>.

SR.1 does not provide a continuous indication of F- $\overline{WP}$  and F- $\overline{RP}$  values. The WSM interrogates the F- $\overline{WP}$  and F- $\overline{RP}$  only after Block Erase or Word/Byte Write command sequences. It informs the system, depending on the attempted operation, if the F- $\overline{WP}$  is not V<sub>IH</sub>, F- $\overline{RP}$  is not V<sub>HH</sub>.

SR.0 is reserved for future use and should be masked out when polling the status register.

## 7. Memory Map for Flash Memory

## Top Boot

[A19 ~ A0]		[A19 ~ A-1]
FFFF	4K-word/8K-byte Boot Block 0	1FFFF
FF000		1FE000
FEFFF	4K-word/8K-byte Boot Block 1	1FDFFF
FE000		1FC000
FDFFF	4K-word/8K-byte Parameter Block 0	1FBFFF
FD000		1FA000
FCFFF	4K-word/8K-byte Parameter Block 1	1F9FFF
FC000		1F8000
FBFFF	4K-word/8K-byte Parameter Block 2	1F7FFF
FB000		1F6000
FAFFF	4K-word/8K-byte Parameter Block 3	1F5FFF
FA000		1F4000
F9FFF	4K-word/8K-byte Parameter Block 4	1F3FFF
F9000		1E2000
F8FFF	4K-word/8K-byte Parameter Block 5	1F1FFF
F8000		1F0000
F7FFF	32K-word/64K-byte Main Block 0	1EFFFF
F0000		1E0000
EFFFF	32K-word/64K-byte Main Block 1	1DFFFF
E8000		1D0000
E7FFF	32K-word/64K-byte Main Block 2	1CFFFF
E0000		1C0000
DFFFF	32K-word/64K-byte Main Block 3	1BFFFF
D8000		1B0000
D7FFF	32K-word/64K-byte Main Block 4	1AFFFF
D0000		1A0000
CFFFF	32K-word/64K-byte Main Block 5	19FFFF
C8000		190000
C7FFF	32K-word/64K-byte Main Block 6	18FFFF
C0000		180000
BFFFF	32K-word/64K-byte Main Block 7	17FFFF
B8000		170000
B7FFF	32K-word/64K-byte Main Block 8	16FFFF
B0000		160000
AFFFF	32K-word/64K-byte Main Block 9	15FFFF
A8000		150000
A7FFF	32K-word/64K-byte Main Block 10	14FFFF
A0000		140000
9FFFF	32K-word/64K-byte Main Block 11	13FFFF
98000		130000
97FFF	32K-word/64K-byte Main Block 12	12FFFF
90000		120000
8FFFF	32K-word/64K-byte Main Block 13	11FFFF
88000		110000
87FFF	32K-word/64K-byte Main Block 14	10FFFF
80000		100000
7FFFF	32K-word/64K-byte Main Block 15	0FFFF
78000		0F0000
77FFF	32K-word/64K-byte Main Block 16	0EFFFF
70000		0E0000
6FFFF	32K-word/64K-byte Main Block 17	0DFFFF
68000		0D0000
67FFF	32K-word/64K-byte Main Block 18	0CFFFF
60000		0C0000
5FFFF	32K-word/64K-byte Main Block 19	0BFFFF
58000		0B0000
57FFF	32K-word/64K-byte Main Block 20	0AFFFF
50000		0A0000
4FFFF	32K-word/64K-byte Main Block 21	09FFFF
48000		090000
47FFF	32K-word/64K-byte Main Block 22	08FFFF
40000		080000
3FFFF	32K-word/64K-byte Main Block 23	07FFFF
38000		070000
37FFF	32K-word/64K-byte Main Block 24	06FFFF
30000		060000
2FFFF	32K-word/64K-byte Main Block 25	05FFFF
28000		050000
27FFF	32K-word/64K-byte Main Block 26	04FFFF
20000		040000
1FFFF	32K-word/64K-byte Main Block 27	03FFFF
18000		030000
17FFF	32K-word/64K-byte Main Block 28	02FFFF
10000		020000
0FFFF	32K-word/64K-byte Main Block 29	01FFFF
08000		010000
07FFF	32K-word/64K-byte Main Block 30	00FFFF
00000		000000

## 8. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
$V_{CC}$	Supply voltage	1,2	-0.2 to +4.0	V
$V_{IN}$	Input voltage	1,3,4,6	-0.2 to $V_{CC}+0.3$	V
$T_A$	Operating temperature		-25 to +85	°C
$T_{STG}$	Storage temperature		-55 to +125	°C
F- $V_{PP}$	F- $V_{PP}$ voltage	1,4,5	-0.2 to +14.0	V
F- $\overline{RP}$	F- $\overline{RP}$ voltage	1,4,5	-0.5 to +14.0	V

## Notes:

1. The maximum applicable voltage on any pins with respect to GND.
2. Except F- $V_{PP}$ .
3. Except F- $\overline{RP}$ .
4. -1.0V undershoot and  $V_{CC} + 1.0V$  overshoot are allowed when the pulse width is less than 20 nsec.
5. +14.0V overshoot is allowed when the pulse width is less than 20 nsec.
6.  $V_{IN}$  should not be over  $V_{CC} + 0.3V$ .

## 9. Recommended DC Operating Conditions

(T<sub>A</sub> = -25°C to +85°C)

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit
$V_{CC}$	Supply Voltage	2	2.7	3.0	3.6	V
$V_{IH}$	Input Voltage	1	2.2		$V_{CC}+0.2$	V
$V_{IL}$			-0.2		0.8	V
$V_{HH}$		3	11.4		12.6	V

## Notes:

1.  $V_{CC}$  is the lower one of F- $V_{CC}$  and S- $V_{CC}$ .
2.  $V_{CC}$  includes both F- $V_{CC}$  and S- $V_{CC}$ .
3. This voltage is applicable to F- $\overline{RP}$  Pin only.

## 10. Pin Capacitance

(T<sub>A</sub> = 25°C, f = 1MHz)

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit	Condition
$C_{IN}$	Input capacitance	1			20	pF	$V_{IN} = 0V$
$C_{I/O}$	I/O capacitance	1			22	pF	$V_{I/O} = 0V$

## Note:

1. Sampled but not 100% tested.

11. DC Electrical Characteristics<sup>(6)</sup>

## DC Electrical Characteristics

(T<sub>A</sub> = -25°C to +85°, V<sub>CC</sub> = 2.7V to 3.6V)

Symbol	Parameter	Notes	Min.	Typ. <sup>(1)</sup>	Max.	Unit	Conditions	
I <sub>LI</sub>	Input Leakage Current				±1.5	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND	
I <sub>LO</sub>	Output Leakage Current				±1.5	μA	V <sub>OUT</sub> = V <sub>CC</sub> or GND	
I <sub>CCS</sub>	F-V <sub>CC</sub> Standby Current	2,4,9		25	50	μA	CMOS Input F- $\overline{\text{CE}}$ = F- $\overline{\text{RP}}$ = F-V <sub>CC</sub> ± 0.2V	
				0.2	2	mA	TTL Input F- $\overline{\text{CE}}$ = F- $\overline{\text{RP}}$ = V <sub>IH</sub>	
I <sub>CCD</sub>	F-V <sub>CC</sub> Reset Power-Down Current	4,9		5	10	μA	F- $\overline{\text{RP}}$ = GND ± 0.2V I <sub>OUT</sub> (F-RY/ $\overline{\text{BY}}$ ) = 0mA	
I <sub>CCR</sub>	F-V <sub>CC</sub> Read Current	3,4			25	mA	CMOS Input F- $\overline{\text{CE}}$ = GND, f = 5MHz, I <sub>OUT</sub> = 0mA	
					30	mA	TTL Input F- $\overline{\text{CE}}$ = V <sub>IL</sub> , f = 5MHz, I <sub>OUT</sub> = 0mA	
I <sub>CCW</sub>	F-V <sub>CC</sub> Word/Byte Write Current	7			17	mA	F-V <sub>PP</sub> = V <sub>PPH</sub>	
I <sub>CCE</sub>	F-V <sub>CC</sub> Block Erase Current	7			17	mA	F-V <sub>PP</sub> = V <sub>PPH</sub>	
I <sub>CCWS</sub> I <sub>CCES</sub>	F-V <sub>CC</sub> Word/Byte Write or Block Erase Suspend Current				6	mA	F- $\overline{\text{CE}}$ = V <sub>IH</sub>	
I <sub>PPS</sub> I <sub>PPR</sub>	F-V <sub>PP</sub> Standby or Read Current	4		±2	±15	μA	F-V <sub>PP</sub> ≤ F-V <sub>CC</sub>	
				10	200	μA	F-V <sub>PP</sub> > F-V <sub>CC</sub>	
I <sub>PPD</sub>	F-V <sub>PP</sub> Reset Power-Down Current	4		0.1	5	μA	CMOS Input F- $\overline{\text{RP}}$ = GND ± 0.2V	
I <sub>PPW</sub>	F-V <sub>PP</sub> Word/Byte Write Current	7		12	40	mA	F-V <sub>PP</sub> = V <sub>PPH</sub>	
I <sub>PPE</sub>	F-V <sub>PP</sub> Block Erase Current	7		8	25	mA	F-V <sub>PP</sub> = V <sub>PPH</sub>	
I <sub>PPWS</sub> I <sub>PPES</sub>	F-V <sub>PP</sub> Word/Byte Write or Block Erase Suspend Current			10	200	μA	F-V <sub>PP</sub> = V <sub>PPH</sub>	
I <sub>SB</sub>	S-V <sub>CC</sub> Standby Current				30	μA	S- $\overline{\text{CE}}_1$ , S-CE <sub>2</sub> ≥ S-V <sub>CC</sub> - 0.2V or S-CE <sub>2</sub> ≤ 0.2V	
I <sub>SB1</sub>	S-V <sub>CC</sub> Standby Current				3	mA	S- $\overline{\text{CE}}_1$ = V <sub>IH</sub> or S-CE <sub>2</sub> = V <sub>IL</sub>	
I <sub>CC1</sub>	S-V <sub>CC</sub> Operation Current				35	mA	S- $\overline{\text{CE}}_1$ = V <sub>IL</sub> , S-CE <sub>2</sub> = V <sub>IH</sub> V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	t <sub>CYCLE</sub> = Min. I <sub>I/O</sub> = 0mA
I <sub>CC2</sub>	S-V <sub>CC</sub> Operation Current				6	mA	S- $\overline{\text{CE}}_1$ = 0.2V, S-CE <sub>2</sub> = SV <sub>CC</sub> - 0.2V, V <sub>IN</sub> = S-V <sub>CC</sub> - 0.2V or 0.2V	t <sub>CYCLE</sub> = 1μs I <sub>I/O</sub> = 0mA

## DC Electrical Characteristics (Continue)

(T<sub>A</sub> = -25°C to +85°C, V<sub>CC</sub> = 2.7V to 3.6V)

Symbol	Parameter	Notes	Min.	Typ. <sup>(1)</sup>	Max.	Unit	Conditions
V <sub>IL</sub>	Input Low Voltage	7	-0.2		0.8	V	
V <sub>IH</sub>	Input High Voltage	7	2.2		V <sub>CC</sub> +0.2	V	
V <sub>OL</sub>	Output Low Voltage	2,7			0.4	V	I <sub>OL</sub> = 2.0mA
V <sub>OH</sub>	Output High Voltage	2,7	2.4			V	I <sub>OH</sub> = -1.0mA
V <sub>PPLK</sub>	F-V <sub>PP</sub> Lockout during Normal Operations	5,7			1.5	V	
V <sub>PPH</sub>	F-V <sub>PP</sub> Word/Byte Write Block Erase Operations		2.7		3.6	V	
V <sub>LKO</sub>	F-V <sub>CC</sub> Lockout Voltage		1.5			V	
V <sub>HH</sub>	F- $\overline{RP}$ Unlock Voltage	8	11.4		12.6	V	Unavailable F- $\overline{WP}$

## Notes:

- All currents are in RMS unless otherwise noted. Reference values at V<sub>CC</sub> = 3.0V and T<sub>A</sub> = +25°C.
- Includes F-RY/ $\overline{BY}$ .
- Automatic Power Savings (APS) for Flash Memory reduces typical I<sub>CCR</sub> to 3mA at 2.7V in static operation.
- CMOS inputs are either V<sub>CC</sub> ± 0.2V or GND ± 0.2V. TTL inputs are either V<sub>IL</sub> or V<sub>IH</sub>.
- Block erases and word/byte writes are inhibited when F-V<sub>PP</sub> ≤ V<sub>PPLK</sub> and not guaranteed in the range between V<sub>PPLK</sub> (Max.) and V<sub>PPH</sub> (Min.), and above V<sub>PPH</sub> (Max.).
- V<sub>CC</sub> includes both F-V<sub>CC</sub> and S-V<sub>CC</sub>.
- Sampled, not 100% tested.
- F- $\overline{RP}$  connection to a V<sub>HH</sub> supply is allowed for a maximum cumulative period of 80 hours.
- F- $\overline{BYTE}$  is V<sub>CC</sub> ± 0.2V in word mode and is GND ± 0.2V in byte mode.  
F- $\overline{WP}$  is V<sub>CC</sub> ± 0.2V or GND ± 0.2V

## 12. AC Electrical Characteristics for Flash Memory

## 12.1 AC Test Conditions

Input pulse level	0V to 2.7V
Input rise and fall time	5ns
Input and Output timing Ref. level	1.35V
Output load	1TTL + C <sub>L</sub> (30pF)

## 12.2 Read Cycle

(T<sub>A</sub> = -25°C to +85°C, F-V<sub>CC</sub> = 2.7V to 3.6V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		100		ns
t <sub>AVQV</sub>	Address to Output Delay			100	ns
t <sub>ELQV</sub>	F- $\overline{\text{CE}}$ to Output Delay	1		100	ns
t <sub>PHQV</sub>	F- $\overline{\text{RP}}$ High to Output Delay			10	μs
t <sub>GLQV</sub>	F- $\overline{\text{OE}}$ to Output Delay	1		45	ns
t <sub>ELQX</sub>	F- $\overline{\text{CE}}$ to Output in Low-Z		0		ns
t <sub>EHQZ</sub>	F- $\overline{\text{CE}}$ High to Output in High-Z			45	ns
t <sub>GLQX</sub>	F- $\overline{\text{OE}}$ to Output in Low-Z		0		ns
t <sub>GHQZ</sub>	F- $\overline{\text{OE}}$ High to Output in High-Z			20	ns
t <sub>OH</sub>	Output Hold form Address, F- $\overline{\text{CE}}$ or F- $\overline{\text{OE}}$ Change, Whichever Occurs First		0		ns
t <sub>FVQV</sub>	F- $\overline{\text{BYTE}}$ and A <sub>1</sub> to Output Delay			100	ns
t <sub>FLQZ</sub>	F- $\overline{\text{BYTE}}$ Low to Output in High-Z			30	ns
t <sub>ELFV</sub>	F- $\overline{\text{CE}}$ to F- $\overline{\text{BYTE}}$ High or Low			5	ns

Note:

1. F- $\overline{\text{OE}}$  may be delayed up to t<sub>ELQV</sub> - t<sub>GLQV</sub> after the falling edge of F- $\overline{\text{CE}}$  without impact on t<sub>ELQV</sub>.

12.3 Write Cycle (F- $\overline{\text{WE}}$  Controlled)<sup>(1,5)</sup>(T<sub>A</sub> = -25°C to +85°C, F-V<sub>CC</sub> = 2.7V to 3.6V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		100		ns
t <sub>PHWL</sub>	F- $\overline{\text{RP}}$ High Recovery to F- $\overline{\text{WE}}$ Going to Low	2	10		μs
t <sub>ELWL</sub>	F- $\overline{\text{CE}}$ Setup to F- $\overline{\text{WE}}$ Going Low		0		ns
t <sub>WLWH</sub>	F- $\overline{\text{WE}}$ Pulse Width		50		ns
t <sub>PHHWH</sub>	F- $\overline{\text{RP}}$ V <sub>IH</sub> Setup to F- $\overline{\text{WE}}$ Going High	2	100		ns
t <sub>SHWH</sub>	F- $\overline{\text{WP}}$ V <sub>IH</sub> Setup to F- $\overline{\text{WE}}$ Going High	2	100		ns
t <sub>VPWH</sub>	F-V <sub>PP</sub> Setup to F- $\overline{\text{WE}}$ Going High	2	100		ns
t <sub>AVWH</sub>	Address Setup to F- $\overline{\text{WE}}$ Going High	3	50		ns
t <sub>DVWH</sub>	Data Setup to F- $\overline{\text{WE}}$ Going High	3	50		ns
t <sub>WHDX</sub>	Data Hold from F- $\overline{\text{WE}}$ High		0		ns
t <sub>WHAX</sub>	Address Hold from F- $\overline{\text{WE}}$ High		0		ns
t <sub>WHEH</sub>	F- $\overline{\text{CE}}$ Hold from F- $\overline{\text{WE}}$ High		0		ns
t <sub>WHWL</sub>	F- $\overline{\text{WE}}$ Pulse Width High		30		ns
t <sub>WHRL</sub>	F- $\overline{\text{WE}}$ High to F-RY/ $\overline{\text{BY}}$ Going Low			100	ns
t <sub>WHGL</sub>	Write Recovery before Read		0		ns
t <sub>QVVL</sub>	F-V <sub>PP</sub> Hold from Valid SRD, F-RY/ $\overline{\text{BY}}$ High-Z	2,4	0		ns
t <sub>QVPH</sub>	F- $\overline{\text{RP}}$ V <sub>IH</sub> Hold from Valid SRD, F-RY/ $\overline{\text{BY}}$ High-Z	2,4	0		ns
t <sub>QVSL</sub>	F- $\overline{\text{WP}}$ V <sub>IH</sub> Hold from Valid SRD, F-RY/ $\overline{\text{BY}}$ High-Z	2,4	0		ns
t <sub>FVWH</sub>	F-BYTE Setup to F- $\overline{\text{WE}}$ Going High		50		ns
t <sub>WHFV</sub>	F-BYTE Hold from F- $\overline{\text{WE}}$ High		100		ns

## Notes:

1. Read timing characteristics during block erase and word/byte write operations. Refer to AC Characteristics for read cycle.
2. Sampled, not 100% tested.
3. Refer to Section 5. Command Definitions for Flash Memory for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase or word/byte write.
4. F-V<sub>PP</sub> should be held at V<sub>ppH</sub> until determination of block erase or word/byte write success (SR.1/3/4/5 = 0).
5. It is written when F- $\overline{\text{CE}}$  and F- $\overline{\text{WE}}$  are active. The address and data needed to execute a command are latched on the rising edge of F- $\overline{\text{WE}}$  or F- $\overline{\text{CE}}$  (Whichever goes high first).



12.4 Write Cycle (F- $\overline{\text{CE}}$  Controlled)<sup>(1,2,6)</sup>(T<sub>A</sub> = -25°C to +85°C, F-V<sub>CC</sub> = 2.7V to 3.6V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		100		ns
t <sub>PHEL</sub>	F- $\overline{\text{RP}}$ High Recovery to F- $\overline{\text{CE}}$ Going Low	3	10		μs
t <sub>WLEL</sub>	F- $\overline{\text{WE}}$ Setup to F- $\overline{\text{CE}}$ Going Low		0		ns
t <sub>ELEH</sub>	F- $\overline{\text{CE}}$ Pulse Width		70		ns
t <sub>PHHEH</sub>	F- $\overline{\text{RP}}$ V <sub>IH</sub> Setup to F- $\overline{\text{CE}}$ Going High	3	100		ns
t <sub>SHEH</sub>	F- $\overline{\text{WP}}$ V <sub>IH</sub> Setup to F- $\overline{\text{CE}}$ Going High	3	100		ns
t <sub>VPEH</sub>	F-V <sub>PP</sub> Setup to F- $\overline{\text{CE}}$ Going High	3	100		ns
t <sub>AVEH</sub>	Address Setup to F- $\overline{\text{CE}}$ Going High	4	50		ns
t <sub>DVEH</sub>	Data Setup to F- $\overline{\text{CE}}$ Going High	4	50		ns
t <sub>EHDH</sub>	Data Hold from F- $\overline{\text{CE}}$ High		0		ns
t <sub>EHAX</sub>	Address Hold from F- $\overline{\text{CE}}$ High		0		ns
t <sub>EHWH</sub>	F- $\overline{\text{WE}}$ Hold from F- $\overline{\text{CE}}$ High		0		ns
t <sub>EHEL</sub>	F- $\overline{\text{CE}}$ Pulse Width High		25		ns
t <sub>EHRL</sub>	F- $\overline{\text{CE}}$ High to F-RY/ $\overline{\text{BY}}$ Going Low			100	ns
t <sub>EHGL</sub>	Write Recovery before Read		0		ns
t <sub>QVVL</sub>	F-V <sub>PP</sub> Hold from Valid SRD, F-RY/ $\overline{\text{BY}}$ High-Z	3,5	0		ns
t <sub>QVPH</sub>	F- $\overline{\text{RP}}$ V <sub>IH</sub> Hold from Valid SRD, F-RY/ $\overline{\text{BY}}$ High-Z	3,5	0		ns
t <sub>QVSL</sub>	F- $\overline{\text{WP}}$ V <sub>IH</sub> Hold from Valid SRD, F-RY/ $\overline{\text{BY}}$ High-Z	3,5	0		ns
t <sub>FVEH</sub>	F- $\overline{\text{BYTE}}$ Setup to F- $\overline{\text{WE}}$ Going High		50		ns
t <sub>EHFV</sub>	F- $\overline{\text{BYTE}}$ Hold from F- $\overline{\text{WE}}$ High		100		ns

## Notes:

1. Read timing characteristics during block erase and word/byte write operations. Refer to AC Characteristics for read cycle.
2. In systems where F- $\overline{\text{CE}}$  defines the write pulse width (within a longer F- $\overline{\text{WE}}$  timing waveform), all setup, hold and inactive F- $\overline{\text{WE}}$  times should be measured relative to the F- $\overline{\text{CE}}$  waveform.
3. Sampled, not 100% tested.
4. Refer to Section 5. Command Definitions for Flash Memory for valid A<sub>IN</sub> and D<sub>IN</sub> for block erase or word/byte write.
5. F-V<sub>PP</sub> should be held at V<sub>PPH</sub> until determination of block erase or word/byte write success (SR.1/3/4/5 = 0).
6. It is written when F- $\overline{\text{CE}}$  and F- $\overline{\text{WE}}$  are active. The address and data needed to execute a command are latched on the rising edge of F- $\overline{\text{WE}}$  or F- $\overline{\text{CE}}$  (Whichever goes high first).

12.5 Block Erase and Word/Byte Write Performance<sup>(3)</sup>(T<sub>A</sub> = -25°C to +85°C, F-V<sub>CC</sub> = 2.7V to 3.6V)


Symbol	Parameter		Notes	F-V <sub>PP</sub> = 2.7V to 3.6V		Unit
				Typ. <sup>(1)</sup>	Max.	
t <sub>WHQV1</sub> t <sub>EHQV1</sub>	Word/Byte Write Time	32K/64K-Word/Byte Block	2	55		μs
		4K/8K-Word/Byte Block	2	60		μs
	Block Write Time (at word mode)	32K-Word Block	2	1.8		s
		4K-Word Block	2	0.3		s
	Block Write Time (at byte mode)	64K-Byte Block	2	3.6		s
		8K-Byte Block	2	0.6		s
t <sub>WHQV2</sub> t <sub>EHQV2</sub>	Block Erase Time	32K/64K-Word/Byte Block	2	1.2		s
		4K/8K-Word/Byte Block	2	0.5		s
t <sub>WHRZ1</sub> t <sub>EHRZ1</sub>	Word/Byte Write Suspend Latency Time to Read		4	7.5	8.6	μs
t <sub>WHRZ2</sub> t <sub>EHRZ2</sub>	Erase Suspend Latency Time to Read		4	19.3	23.6	μs

## Notes:


1. Reference values at T<sub>A</sub> = +25°C and F-V<sub>CC</sub> = 3.0V, F-V<sub>PP</sub> = 3.0V. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
2. Excludes system-level overhead.
3. Sampled, not 100% tested.
4. A Latency time is required from issuing suspend command (F- $\overline{WE}$  or F- $\overline{CE}$  going high ) until F-RY/ $\overline{BY}$  going High-Z or SR.7 going "1".

12.6 Flash Memory AC Characteristics Timing Chart


Read Cycle Timing Chart



F-BYTE Timing Waveform




Write Cycle Timing Chart (F- $\overline{WE}$  Controlled)



Notes:

1. F-VCC power-up and standby.
2. Write each setup command.
3. Write each confirm command or valid address and data.
4. Automated erase or program delay
5. Read status register data.
6. Write Read Array command.

Write Cycle Timing Chart (F- $\overline{CE}$  Controlled)



Notes:

1. F-VCC power-up and standby.
2. Write each setup command.
3. Write each confirm command or valid address and data.
4. Automated erase or program delay
5. Read status register data.
6. Write Read Array command.

12.7 Reset Operations<sup>(1,2)</sup>


( $T_A = -25^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $F-V_{CC} = 2.7\text{V}$  to  $3.6\text{V}$ )

Symbol	Parameter	Notes	Min.	Max.	Unit
$t_{PLPH}$	F- $\overline{RP}$ Pulse Low Time (If F- $\overline{RP}$ is tied to F- $V_{CC}$ , this specification is not applicable.)		100		ns
$t_{PLRZ}$	F- $\overline{RP}$ Low to Reset during Block Erase or Word/Byte Write			23.6	$\mu\text{s}$
$t_{VPH}$	F- $V_{CC} = 2.7\text{V}$ to F- $\overline{RP}$ High	3	100		ns

Notes:

1. If F- $\overline{RP}$  is asserted while a block erase or word/byte write operation is not executing, the reset will complete within 100ns.
2. A reset time,  $t_{PHQV}$ , is required from the later of F-RY/ $\overline{BY}$ (SR.7) going High-Z ("1") or F- $\overline{RP}$  going high until outputs are valid. Refer to AC Characteristics-Read Cycle for  $t_{PHQV}$ .
3. When the device power-up, holding F- $\overline{RP}$  low minimum 100ns is required after F- $V_{CC}$  has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation



## 13. AC Electrical Characteristics for SRAM

## 13.1 AC Test Conditions

Input pulse level	0.4V to 2.2V
Input rise and fall time	5ns
Input and Output timing Ref. level	1.5V
Output load	1TTL + C <sub>L</sub> (30pF) <sup>(1)</sup>

Note:

1. Including scope and socket capacitance.

## 13.2 Read Cycle

(T<sub>A</sub> = -25°C to +85°C, S-V<sub>CC</sub> = 2.7V to 3.6V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>RC</sub>	Read Cycle Time		85		ns
t <sub>AA</sub>	Address access time			85	ns
t <sub>ACE1</sub>	Chip enable access time (S- $\overline{CE}_1$ )			85	ns
t <sub>ACE2</sub>	Chip enable access time (S-CE <sub>2</sub> )			85	ns
t <sub>OE</sub>	Output enable to output valid			45	ns
t <sub>OH</sub>	Output hold from address change		10		ns
t <sub>LZ1</sub>	S- $\overline{CE}_1$ Low to output active	1	10		ns
t <sub>LZ2</sub>	S-CE <sub>2</sub> Low to output active	1	10		ns
t <sub>OLZ</sub>	S- $\overline{OE}$ Low to output active	1	5		ns
t <sub>HZ1</sub>	S- $\overline{CE}_1$ High to output in High-Z	1	0	25	ns
t <sub>HZ2</sub>	S-CE <sub>2</sub> High to output in High-Z	1	0	25	ns
t <sub>OHZ</sub>	S- $\overline{OE}$ High to output in High-Z	1	0	25	ns

Note:

1. Active output to High-Z and High-Z to output active tests specified for a  $\pm 200$ mV transition from steady state levels into the test load.

## 13.3 Write Cycle

(T<sub>A</sub> = -25°C to +85°C, S-V<sub>CC</sub> = 2.7V to 3.6V)

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>WC</sub>	Write cycle time		85		ns
t <sub>CW</sub>	Chip enable to end of write		70		ns
t <sub>AW</sub>	Address valid to end of write		70		ns
t <sub>AS</sub>	Address setup time		0		ns
t <sub>WP</sub>	Write pulse width		60		ns
t <sub>WR</sub>	Write recovery time		0		ns
t <sub>DW</sub>	Input data setup time		35		ns
t <sub>DH</sub>	Input data hold time		0		ns
t <sub>OW</sub>	S- $\overline{WE}$ High to output active	1	5		ns
t <sub>WZ</sub>	S- $\overline{WE}$ Low to output in High-Z	1	0	25	ns


Note:


1. Active output to High-Z and High-Z to output active tests specified for a  $\pm 200$ mV transition from steady state levels into the test load.



13.4 SRAM AC Characteristics Timing Chart


Read cycle timing chart



Write cycle timing chart (S- $\overline{\text{OE}}$  Controlled)

## Notes:

- A write occurs during the overlap of a low S- $\overline{\text{CE}}_1$ , a high S-CE $_2$  and a low S- $\overline{\text{WE}}$ .  
A write begins at the latest transition among S- $\overline{\text{CE}}_1$  going low, S-CE $_2$  going high and S- $\overline{\text{WE}}$  going low.  
A write ends at the earliest transition among S- $\overline{\text{CE}}_1$  going high, S-CE $_2$  going low and S- $\overline{\text{WE}}$  going high.  
 $t_{WP}^{(1)}$  is measured from the beginning of write to the end of write.
- $t_{CW}^{(2)}$  is measured from the later of S- $\overline{\text{CE}}_1$  going low or S-CE $_2$  going high to the end of write.
- $t_{AS}^{(3)}$  is measured from the address valid to beginning of write.
- $t_{WR}^{(4)}$  is measured from the end of write to the address change.  $t_{WR}^{(4)}$  applies in case a write ends at S- $\overline{\text{CE}}_1$  going high, S-CE $_2$  going low or S- $\overline{\text{WE}}$  going high.
- During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- If S- $\overline{\text{CE}}_1$  goes low or S-CE $_2$  goes high simultaneously with S- $\overline{\text{WE}}$  going low or after S- $\overline{\text{WE}}$  going low, the outputs remain in high impedance state.
- If S- $\overline{\text{CE}}_1$  goes high or S-CE $_2$  goes low simultaneously with S- $\overline{\text{WE}}$  going high or before S- $\overline{\text{WE}}$  going high, the outputs remain in high impedance state.

Write cycle timing chart (S- $\overline{\text{OE}}$  Low fixed)

## Notes:

1. A write occurs during the overlap of a low S- $\overline{\text{CE1}}$ , a high S- $\text{CE2}$  and a low S- $\overline{\text{WE}}$ .  
A write begins at the latest transition among S- $\overline{\text{CE1}}$  going low, S- $\text{CE2}$  going high and S- $\overline{\text{WE}}$  going low.  
A write ends at the earliest transition among S- $\overline{\text{CE1}}$  going high, S- $\text{CE2}$  going low and S- $\overline{\text{WE}}$  going high.  
t<sub>wp</sub><sup>(1)</sup> is measured from the beginning of write to the end of write.
2. t<sub>cw</sub><sup>(2)</sup> is measured from the later of S- $\overline{\text{CE1}}$  going low or S- $\text{CE2}$  going high to the end of write.
3. t<sub>AS</sub><sup>(3)</sup> is measured from the address valid to beginning of write.
4. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR</sub> applies in case a write ends at S- $\overline{\text{CE1}}$  going high, S- $\text{CE2}$  going low or S- $\overline{\text{WE}}$  going high.
5. During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
6. If S- $\overline{\text{CE1}}$  goes low or S- $\text{CE2}$  goes high simultaneously with S- $\overline{\text{WE}}$  going low or after S- $\overline{\text{WE}}$  going low, the outputs remain in high impedance state.
7. If S- $\overline{\text{CE1}}$  goes high or S- $\text{CE2}$  goes low simultaneously with S- $\overline{\text{WE}}$  going high or before S- $\overline{\text{WE}}$  going high, the outputs remain in high impedance state.


## 14. Data Retention Characteristics for SRAM

 $(T_A = -25^\circ\text{C to } +85^\circ\text{C})$ 

Symbol	Parameter	Note	Min.	Typ. <sup>(1)</sup>	Max.	Unit	Conditions
$V_{CCDR}$	Data Retention Supply voltage	2	2.0		3.6	V	$S\text{-CE}_2 \leq 0.2\text{V}$ or $S\text{-}\overline{\text{CE}}_1 \geq S\text{-}V_{CC} - 0.2\text{V}$
$I_{CCDR}$	Data Retention Supply current	2		1	30	$\mu\text{A}$	$S\text{-}V_{CC} = 3.0\text{V}$ $S\text{-CE}_2 \leq 0.2\text{V}$ or $S\text{-}\overline{\text{CE}}_1 \geq S\text{-}V_{CC} - 0.2\text{V}$
$t_{CDR}$	Chip enable setup time		0			ns	
$t_R$	Chip enable hold time		5			ms	


## Notes

- Reference value at  $T_A = 25^\circ\text{C}$ ,  $S\text{-}V_{CC} = 3.0\text{V}$ .
- $S\text{-}\overline{\text{CE}}_1 \geq S\text{-}V_{CC} - 0.2\text{V}$ ,  $S\text{-CE}_2 \geq S\text{-}V_{CC} - 0.2\text{V}$  ( $S\text{-}\overline{\text{CE}}_1$  controlled) or  $S\text{-CE}_2 \leq 0.2\text{V}$  ( $S\text{-CE}_2$  controlled).

Data Retention timing chart ( $S\text{-}\overline{\text{CE}}_1$  Controlled)<sup>(1)</sup>

## Note:

- To control the data retention mode at  $S\text{-}\overline{\text{CE}}_1$ , fix the input level of  $S\text{-CE}_2$  between  $V_{CCDR}$  and  $V_{CCDR} - 0.2\text{V}$  or  $0\text{V}$  or  $0.2\text{V}$  and during the data retention mode.

Data Retention timing chart ( $S\text{-CE}_2$  Controlled)

## 15. Notes

This product is a stacked CSP package that a 16M (x8/x16) bit Flash Memory and a 2M (x8) bit SRAM are assembled into.

- Supply Power

Maximum difference (between F-V<sub>CC</sub> and S-V<sub>CC</sub>) of the voltage is less than 0.3V.

- Power Supply and Chip Enable of Flash Memory and SRAM

S- $\overline{\text{CE}}_1$  should not be “low” and S-CE<sub>2</sub> should not be “high” when F- $\overline{\text{CE}}$  is “low” simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both F-V<sub>CC</sub> and S-V<sub>CC</sub> are needed to be applied by the recommended supply voltage at the same time expect SRAM data retention mode.

- Power Up Sequence

When turning on Flash memory power supply, keep F- $\overline{\text{RP}}$  “low”. After F-V<sub>CC</sub> reaches over 2.7V, keep F- $\overline{\text{RP}}$  “low” for more than 100nsec.

- Device Decoupling

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals (F- $\overline{\text{CE}}$ , S- $\overline{\text{CE}}_1$ , S-CE<sub>2</sub>).

## 16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto  $F\text{-}\overline{WE}$  signal or power supply, may be interpreted as false commands, causing undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate.

■ The below describes data protection method.

### 1. Protecting data in specific block

- By setting a  $F\text{-}\overline{WP}$  to low, only the boot block can be protected against overwriting. Parameter and main blocks cannot be locked. System program, etc., can be locked by storing them in the boot block.
- When a high voltage ( $V_{HH}$ ) is applied to  $F\text{-}\overline{RP}$ , overwrite operation is enabled for all blocks.
- For further information on controlling of  $F\text{-}\overline{WP}$  and  $F\text{-}\overline{RP}$  refer to the specification. (See Chapter 5. Command Definitions for Flash Memory)

### 2. Data Protection through $F\text{-}V_{PP}$

- When the level of  $F\text{-}V_{PP}$  is lower than  $V_{PPLK}$  (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected.
- For the lockout voltage, refer to specification. (See Chapter 11. DC Electrical Characteristics)

■ Data Protection during voltage transition

### 1. Data protection thorough $F\text{-}\overline{RP}$

- When the  $F\text{-}\overline{RP}$  is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.
- For the details of  $F\text{-}\overline{RP}$  control, refer to the specification. (See Chapter 12. AC Electrical Characteristics for Flash Memory)

## 17. Design Considerations

### 1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory power switching characteristics, each device should have a 0.1 $\mu$ F ceramic capacitor connected between its F-V<sub>CC</sub> and GND and between its F-V<sub>PP</sub> and GND. Low inductance capacitors should be placed as close as possible to package leads.

### 2. F-V<sub>PP</sub> Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the F-V<sub>PP</sub> Power Supply trace. Use similar trace widths and layout considerations given to the F-V<sub>CC</sub> power bus.

### 3. The Inhibition of Overwrite Operation

Please do not execute reprogramming “0” for the bit which has already been programmed “0”. Overwrite operation may generate unerasable bit.

In case of reprogramming “0” to the data which has been programmed “1”.

- Program “0” for the bit in which you want to change data from “1” to “0”.
- Program “1” for the bit which has already been programmed “0”.

For example, changing data from “1011110110111101” to “1010110110111100” requires “1110111111111110” programming.

### 4. Power Supply

Block erase and word/byte write with an invalid F-V<sub>PP</sub> (See Chapter 11.DC Electrical Characteristics) produce spurious results and should not be attempted.

Device operations at invalid F-V<sub>CC</sub> voltage (See Chapter 11.DC Electrical Characteristics) produce spurious results and should not be attempted.

## 18. Related Document Information<sup>(1)</sup>

Document No.	Document Name
FUM99903	LH28F400BV, LH28F800BV, LH28F160BV Appendix

Note:

1. International customers should contact their local SHARP or distribution sales offices.

**SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.**

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

---

# **SHARP®**

## **NORTH AMERICA**

---

SHARP Microelectronics  
of the Americas  
5700 NW Pacific Rim Blvd.  
Camas, WA 98607, U.S.A.  
Phone: (360) 834-2500  
Fax: (360) 834-8903  
<http://www.sharpsma.com>

## **EUROPE**

---

SHARP Microelectronics Europe  
Sonninstraße 3  
20097 Hamburg, Germany  
Phone: (49) 40 2376-2286  
Fax: (49) 40 2376-2232  
<http://www.sharpsme.com>

## **ASIA**

---

SHARP Corporation  
Integrated Circuits Group  
2613-1 Ichinomoto-Cho  
Tenri-City, Nara, 632, Japan  
Phone: +81-743-65-1321  
Fax: +81-743-65-1532  
<http://www.sharp.co.jp>