

BY:

SPEC No.	MFI	M 2 - J	12604
ISSUE:	Jun.	8,	2000

To;	
-----	--

PRELIMINARY SPECIFICATIONS

Product Type $\underline{\hspace{1cm}}$ 16M (x8/x16) Flash Memory + 2M (x8) SRAM

LRS1329A

	Model No.	(LRS1329A)
	This device specificat	ion is subject to change without notice.
		ontains 32 pages including the cover and appendix. 3V, LH28F800BV, LH28F160BV Series Appendix (FUM99903).
CUST	OMERS ACCEPTANO	CE
DATE	:	
RV·		DDECENTED

PRESENTED

Dept. General Manager

REVIEWED BY:

PREPARED BY:

Product Development Dept. I Flash Memory Development Center Integrated Circuits Development Group

J. Murchami J. Sugiyana

SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - •Instrumentation and measuring equipment
 - Machine tools
 - •Audiovisual equipment
 - •Home appliance
 - •Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - •Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - •Mainframe computers
 - •Traffic control systems
 - •Gas leak detectors and automatic cutoff devices
 - •Rescue and security equipment
 - •Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - •Communications equipment for trunk lines
 - •Control equipment for the nuclear power industry
 - •Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

Contents

1. Description
2. Pin Configuration 3
3. Truth Table
4. Block Diagram
5. Command Definitions for Flash Memory75.1 Command Definitions75.2. Identifier Codes75.3. Write Protection Alternatives7
6. Status Register Definition
7. Memory Map for Flash Memory
8. Absolute Maximum Ratings
9. Recommended DC Operating Conditions
10. Pin Capacitance
11. DC Electrical Characteristics
12. AC Electrical Characteristics for Flash Memory 13 12.1 AC Test Conditions 13 12.2 Read Cycle 13 12.3 Write Cycle (F-WE Controlled) 14 12.4 Write Cycle (F-E Controlled) 15 12.5 Block Erase and Word/Byte Write Performance 16 12.6 Flash Memory AC Characteristics Timing Chart 17 12.7 Reset Operations 21
13. AC Electrical Characteristics for SRAM 22 13.1 AC Test Conditions 22 13.2 Read Cycle 22 13.3 Write Cycle 22 13.4 SRAM AC Characteristics Timing Chart 23
14. Data Retention Characteristics for SRAM
15. Notes
16. Flash Memory Data Protection
17. Design Considerations
18. Related Document Information

1. Description

The LRS1329A is a combination memory organized as $2,097,152 \times 8 / 1,048,576 \times 16$ bit flash memory and $262,144 \times 8$ bit static RAM in one package.

Features

- Power supply
 Operating temperature

 • • 2.7V to 3.6V

 25°C to +85°C
- Not designed or rated as radiation hardened
- 72 pin CSP (LCSP072-P-0811) plastic package
- Flash memory has P-type bulk silicon, and SRAM has P-type bulk silicon.

Flash Memory

- Access Time • • 100ns (Max.)
- Power Supply current (The current for F-V $_{\rm CC}$ pin and F-V $_{\rm PP}$ pin)

- Optimized Array Blocking Architecture for each Bank.

Two 4k-word/8k-byte Boot Blocks

Six 4k-word/8k-byte Parameter Blocks

Thirty-one 32k-word/64k-byte Main Blocks

Top Boot Location

- Extended Cycling Capability
 - 100,000 Block Erase Cycles
- Enhanced Automated Suspend Options

Word/Byte Write Suspend to Read


Block Erase Suspend to Word/Byte Write

Block Erase Suspend to Read

SRAM

- Access Time •••• 85 ns (Max.)
- Power Supply current

2. Pin Configuration



Note) From T1 to T4 pins are needed to be open. Two NC pins at the corner are connected. Do not float any GND pins.

Pin	Description	Type
A ₀ to A ₁₆	Address Inputs (Common)	Input
F-A ₋₁ , F-A ₁₇ to F-A ₁₉	Address Inputs (Flash) F-A ₋₁ : Not used in $x16$ mode. F-A ₋₁ : L.S.B in $x8$ mode.	Input
S-A ₁₇	Address Inputs (SRAM)	Input
F-CE	Chip Enable Inputs (Flash)	Input
$S-\overline{CE}_1$, $S-CE_2$	Chip Enable Inputs (SRAM)	Input
F-WE	Write Enable Input (Flash)	Input
S-WE	Write Enable Input (SRAM)	Input
F- OE	Output Enable Input (Flash)	Input
S- OE	Output Enable Input (SRAM)	Input
F-RP	Reset Power Down Input (Flash) Block erase and Word/Byte Write : V_{IH} or V_{HH} Read : V_{IH} or V_{HH} Reset Power Down : V_{IL}	Input
F-WP	Write Protect Input (Flash) Two Boot Blocks Locked : V_{IL} (With F- \overline{RP} = V_{HH} Erase of Write can operate to all block)	Input
F-BYTE	Byte Enable (Flash); x8 mode : V _{IL} , x16 mode : V _{IH}	Input
F-RY/ BY	Ready/Busy Output (Flash) During an Erase or Write operation : V _{OL} Block Erase and Word/Byte Write Suspend : High-Z (High impedance) Reset Power Down : High-Z (High impedance)	Open Drain Output
DQ ₀ to DQ ₇	Data Inputs and Outputs (Common)	Input / Output
F-DQ ₈ to F-DQ ₁₅	Data Inputs and Outputs (Flash); Not used in x8 mode.	Input / Outpu
F-V _{CC}	Power Supply (Flash)	Power
S-V _{CC}	Power Supply (SRAM)	Power
F-V _{PP}	Write, Erase Power Supply (Flash) Block Erase and Word/Byte Write: F-V _{PP} = V _{PPH} All Blocks Locked: F-V _{PP} < V _{PPLK}	Power
F-GND	GND (Flash)	Power
S-GND	GND (SRAM)	Power
NC	Non Connection (Should be all open)	
T_1 to T_4	Test pin (Should be all open)	-

3. Truth Table⁽¹⁾

J. Hutti Tab	10														
Flash	SRAM	Notes	F-CE	F-RP	F-OE	F-WE	F-BYTE	$S-\overline{CE}_1$	S-CE ₂	S-OE	S-WE	DQ ₀ to DQ ₇	F-DQ ₈ to F-DQ ₁₅		
Read		156			L		Н		l			D _{OUT}			
Read		4,5,6			L	Н	L				•	D _{OUT}	High-Z		
Output	Standby	5,6	L	Н		11	Н	(°	7)	X	X	High-Z			
Disable	Stariacy	3,0	L		**		L	(, ,	11	71	1115	2		
Write		2,3,4,5,6			Н	L	Н				•	D	IN		
Wille		2,3,4,3,0				L	L	1				D _{IN}	High-Z		
	Read	6	Н	Н	X	X	X	L	Н	L		D _{OUT}			
Standby	Output Disable	6								Н	Н	High-Z	High-Z		
	Write	6									L	D _{IN}			
	Read	6								L		D _{OUT}			
Reset Power Down	Output Disable	6	X	L	X	X	X	L	ь н		Н	Н	High-Z	High-Z	
	Write	6									L	D _{IN}			
Standby		6	Н	Н											
Reset Power Down	Standby	6	X	L	X	X	X	("	(7)		(7)		X	Hig	h-Z


Notes:

- $1. \quad L=V_{IL}, H=V_{IH}, X=H \ or \ L. \ Refer \ to \ DC \ Characteristics. \ High-Z=High \ impedance.$
- 2. Command Writes involving block erase or word/byte write are reliably executed when $F-V_{PP} = V_{PPH}$ and $F-V_{CC} = 2.7V$ to 3.6V.

Block erase or word/byte write with $V_{IH} < F - \overline{RP} < V_{HH}$ produce spurious results and should not be attempted.

- 3. Refer Section 5. Command Definitions for valid address input and $D_{\mathrm{IN}}\,$ during a write operation.
- 4. Never hold $F-\overline{OE}$ low and $F-\overline{WE}$ low at the same timing.
- 5. F-A₋₁ set to V_{IL} or V_{IH} in byte mode (F- $\overline{BYTE} = V_{IL}$)
- 6. $F-\overline{WP}$ set to $V_{IL \text{ or }}V_{IH}$.
- 7. SRAM Standby Mode

$S-\overline{CE}_1$	S-CE ₂
Н	X
X	L



5. Command Definitions for Flash Memory⁽¹⁾

5.1 Command Definitions

Command	Bus Cycles	Note	F	irst Bus Cycl	le	Second Bus Cycle		
Command	Required	Note	Oper ⁽²⁾	Address ⁽³⁾	Data ⁽³⁾	Oper ⁽²⁾	Address ⁽³⁾	Data ⁽³⁾
Read Array / Reset	1		Write	XA	FFH			
Read Identifier Codes	≥ 2	4	Write	XA	90H	Read	IA	ID
Read Status Register	2		Write	XA	70H	Read	XA	SRD
Clear Status Register	1		Write	XA	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Word/Byte Write	2	5	Write	WA	40H or 10H	Write	WA	WD
Block Erase and Word/Byte Write Suspend	1	5	Write	XA	ВОН			
Block Erase and Word/Byte Write Resume	1	5	Write	XA	D0H			

Notes:

- 1. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.
- 2. Bus operations are defined in 3. Truth Table.
- 3. XA = Any valid address within the device.
 - IA = Identifier code address.
 - BA = Address within the block being erased.
 - WA = Address of memory location to be written.
 - SRD = Data read from status register (See 6. Status Register Definition).
 - WD = Data to be written at location WA. Data is latched on the rising edge of $F-\overline{WE}$ or $F-\overline{CE}$ (whichever goes high first).
 - ID = Data read from identifier codes (See 5.2 Identifier Codes).
- 4. See Identifier Codes in section 5.2.
- 5. See Write Protection Alternatives in section 5.3.

5.2 Identifier Codes⁽¹⁾

Codes	Address [A ₁₉ - A ₀]	Data [DQ ₇ - DQ ₀]
Manufacture Code	00000Н	ВОН
Device Code	00001H	48H

Notes:

1. Read Identifier Codes command is defined in 5.1 Command Definitions.

5.3 Write Protection Alternatives

Operation	F-V _{PP}	F-RP	F-WP	Effect
	$V_{\rm IL}$	X	X	All Blocks Locked.
Block Erase or		V _{IL}	X	All Blocks Locked.
Word/Byte	$>V_{\mathrm{PPLK}}^{(1)}$	V_{HH}	X	All Blocks Unlocked.
Write	> V PPLK`	V_{IH}	V _{IL}	2 Boot Blocks Locked.
		V IH	V _{IH}	All Blocks Unlocked.

Note:

1. F-V_{PP} is guaranteed only with the nominal voltages.

6.	Status	Register	Definition
υ.	Status	Kerister	Deminion

WSMS	ESS	ES	WBWS	VPPS	WBWSS	DPS	R
7	6	5	4	3	2	1	0

SR.7= WRITE STATE MACHINE STATUS (WSMS)

1 = Ready

0 = Busy

SR.6= ERASE SUSPEND STATUS (ESS)

1 = Block Erase Suspended

0= Block Erase in Progress/Completed

SR.5 = ERASE STATUS (ES)

1 = Error in Block Erase

0= Successful Block Erase

SR.4= WORD/BYTE WRITE STATUS (WBWS)

1 = Error in Word/Byte Write

0= Successful Word/Byte Write

 $SR.3 = F-V_{PP} STATUS (VPPS)$

1= F-V_{PP} Low Detect, Operation Abort

 $0 = F - V_{PP} OK$

SR.2 = WORD/BYTE WRITE SUSPEND STATUS (WBWSS)

1 = Word/Byte Write Suspended

0= Word/Byte Write in Progress/Completed

SR.1= DEVICE PROTECT STATUS (DPS)

 $1 = F - \overline{WP}$ or $F - \overline{RP}$ Lock Detected, Operation Abort

0= Unlocked

SR.0= RESERVED FOR FUTURE ENHANCEMENTS (R)

Notes:

Check SR.7 or $F-RY/\overline{BY}$ to determine Block Erase or Word/Byte Write completion.

SR.6 - SR.0 are invalid while SR.7 = "0".

If both SR.5 and SR.4 are "1"s after a Block Erase attempt, an improper command sequence was entered.

SR.3 does not provide a continuous indication of F-V_{PP} level. The WSM (Write State Machine) interrogates and indicates the F-V_{PP} level only after Block Erase or Word/Byte Write command sequences. SR.3 is not guaranteed to reports accurate feedback only when F-V_{PP} \neq V_{PPH}.

 $\underline{SR}.1$ does not provide a continuous indication of $F\!-\!\overline{WP}$ and $F\!-\!\overline{RP}$ values. The WSM interrogates the $F\!-\!\overline{WP}$ and $F\!-\!\overline{RP}$ only after Block Erase or Word/Byte Write command sequences. It informs the system, depending on the attempted operation, if the $F\!-\!\overline{WP}$ is not $V_{IH}, F\!-\!\overline{RP}$ is not $V_{HH}.$

SR.0 is reserved for future use and should be masked out when polling the status register.

7. Memory Map for Flash Memory

	Top Boot	
[A19 ~ A0]		[A19 ~ A-1]
FFFFF	4K-word/8K-byte Boot Block 0	1FFFFF
FF000 FEFFF	4K-word/8K-byte Boot Block 1	1FE000 1FDFFF
FE000 FDFFF	4K-word/8K-byte Parameter Block 0	1FC000 1FBFFF
FD000 FCFFF	4K-word/8K-byte Parameter Block 1	1FA000 1F9FFF
FC000 FBFFF	4K-word/8K-byte Parameter Block 2	1F8000 1F7FFF
FB000 FAFFF	4K-word/8K-byte Parameter Block 3	1F6000 1F5FFF
FA000 F9FFF	4K-word/8K-byte Parameter Block 4	1F4000 1F3FFF
F9000 F8FFF	4K-word/8K-byte Parameter Block 5	1F2000 1F1FFF
F8000 F7FFF	32K-word/64K-byte Main Block 0	1F0000 1EFFFF
F0000 EFFFF	32K-word/64K-byte Main Block 1	1E0000 1DFFFF
E8000 E7FFF	32K-word/64K-byte Main Block 2	1D0000 ICFFFF
E0000 DFFFF	32K-word/64K-byte Main Block 3	1C0000 1BFFFF
D8000 D7FFF	32K-word/64K-byte Main Block 4	1B0000 1AFFFF
D0000 CFFFF	32K-word/64K-byte Main Block 5	1A0000 19FFFF
C8000 C7FFF	32K-word/64K-byte Main Block 6	190000 18FFFF
C0000 BFFFF	32K-word/64K-byte Main Block 7	180000 17FFFF
B8000 B7FFF	32K-word/64K-byte Main Block 8	170000 16FFFF
B0000 AFFFF	32K-word/64K-byte Main Block 9	160000 15FFFF
A8000 A7FFF	32K-word/64K-byte Main Block 10	150000 14FFFF
A0000 9FFFF	32K-word/64K-byte Main Block 11	140000 13FFFF
98000 97FFF	32K-word/64K-byte Main Block 12	130000 12FFFF
90000 8FFFF	32K-word/64K-byte Main Block 13	120000 11FFFF
88000 87FFF	32K-word/64K-byte Main Block 14	110000 10FFFF
80000 7FFFF	32K-word/64K-byte Main Block 15	100000 0FFFFF
78000 77FFF	32K-word/64K-byte Main Block 16	0F0000 0EFFFF
70000 6FFFF	32K-word/64K-byte Main Block 17	0E0000 0DFFFF
68000 67FFF	32K-word/64K-byte Main Block 18	0D0000 0CFFFF
60000 5FFFF	32K-word/64K-byte Main Block 19	0C0000 0BFFFF
58000 57FFF	32K-word/64K-byte Main Block 20	0B0000 0AFFFF
50000 4FFFF	32K-word/64K-byte Main Block 21	0A0000 09FFFF
48000 47FFF	32K-word/64K-byte Main Block 22	090000 08FFFF
40000 3FFFF	32K-word/64K-byte Main Block 23	080000 07FFFF
38000 37FFF	32K-word/64K-byte Main Block 24	070000 06FFF
30000 2FFFF	32K-word/64K-byte Main Block 25	060000 05FFFF
28000 27FFF	32K-word/64K-byte Main Block 26	050000 04FFFF
20000 1FFFF	32K-word/64K-byte Main Block 27	040000 03FFFF
18000 1FFFF	32K-word/64K-byte Main Block 28	030000 02FFFF
10000 0FFFF	32K-word/64K-byte Main Block 29	020000 01FFFF
08000 07FFF	32K-word/64K-byte Main Block 30	010000 00FFFF

8. Absolute Maximum Ratings

Symbol	Parameter	Notes	Ratings	Unit
V _{CC}	Supply voltage	1,2	-0.2 to +4.0	V
V _{IN}	Input voltage	1,3,4,6	-0.2 to V _{CC} +0.3	V
T_{A}	Operating temperature		-25 to +85	°C
T_{STG}	Storage temperature		-55 to +125	°C
F-V _{PP}	F-V _{PP} voltage	1,4,5	-0.2 to +14.0	V
F-RP	F-RP voltage	1,4,5	-0.5 to +14.0	V

Notes:

- 1. The maximum applicable voltage on any pins with respect to GND.
- 2. Except F-V_{PP}.
- 3. Except F-RP.
- 4. -1.0V undershoot and $V_{CC} + 1.0V$ overshoot are allowed when the pulse width is less than 20 nsec.
- 5. +14.0V overshoot is allowed when the pulse width is less than 20 nsec.
- 6. V_{IN} should not be over $V_{CC} + 0.3V$.

9. Recommended DC Operating Conditions

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit
V_{CC}	Supply Voltage	2	2.7	3.0	3.6	V
V _{IH}		1	2.2		V _{CC} +0.2	V
V _{IL}	Input Voltage		-0.2		0.8	V
V _{HH}		3	11.4		12.6	V

Notes:

- 1. V_{CC} is the lower one of F-V_{CC} and S-V_{CC}.
- 2. V_{CC} includes both F-V $_{CC}$ and S-V $_{CC}$.
- 3. This voltage is applicable to $F-\overline{RP}$ Pin only.

10. Pin Capacitance

 $(T_A = 25^{\circ}C, f = 1MHz)$

Symbol	Parameter	Notes	Min.	Typ.	Max.	Unit	Condition
C _{IN}	Input capacitance	1			20	pF	$V_{IN} = 0V$
C _{I/O}	I/O capacitance	1			22	pF	$V_{I/O} = 0V$

Note:

1. Sampled but not 100% tested.

11. DC Electrical Characteristics⁽⁶⁾

DC Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}, V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Typ.(1)	Max.	Unit	Conditions
I _{LI}	Input Leakage Current				±1.5	μΑ	$V_{IN} = V_{CC}$ or GND
I_{LO}	Output Leakage Current				±1.5	μΑ	$V_{OUT} = V_{CC}$ or GND
I	I _{CCS} F-V _{CC} Standby Current			25	50	μA	$\begin{array}{c} CMOS\ Input\\ F-\overline{CE} = F-\overline{RP} = F-V_{CC} \pm 0.2V \end{array}$
I _{CCS}	1 Vec Standay Carrent	2,4,9		0.2	2	mA	$\begin{array}{l} TTL \ Input \\ F-\overline{CE} = F-\overline{RP} = V_{IH} \end{array}$
I _{CCD}	F-V _{CC} Reset Power-Down Current	4,9		5	10	μA	$\begin{aligned} F-\overline{RP} &= GND \pm 0.2V \\ I_{OUT}(F-RY/\overline{BY}) &= 0mA \end{aligned}$
I _{CCR}	F-V _{CC} Read Current	3,4			25	mA	CMOS Input F- \overline{CE} = GND, f = 5MHz, I_{OUT} = 0mA
1CCR	1-v@ Read Cultent	5,4			30	mA	$\begin{array}{l} \hline TTL \ Input \\ F-\overline{CE} = V_{IL}, \ f = 5MHz, \ I_{OUT} = 0mA \end{array}$
I_{CCW}	F-V _{CC} Word/Byte Write Current	7			17	mA	$F-V_{PP} = V_{PPH}$
I _{CCE}	F-V _{CC} Block Erase Current	7			17	mA	$F-V_{PP} = V_{PPH}$
I _{CCWS}	F-V _{CC} Word/Byte Write or Block Erase Suspend Current				6	mA	$F-\overline{CE} = V_{IH}$
I _{PPS}	F-V _{PP} Standby or Read Current	4		±2	±15	μΑ	$F-V_{PP} \le F-V_{CC}$
I_{PPR}	1 - v pp Standoy of Read Current	4		10	200	μA	$F-V_{PP} > F-V_{CC}$
I _{PPD}	F-V _{PP} Reset Power-Down Current	4		0.1	5	μA	CMOS Input F- \overline{RP} = GND ± 0.2V
I_{PPW}	F-V _{PP} Word/Byte Write Current	7		12	40	mA	$F-V_{PP} = V_{PPH}$
I _{PPE}	F-V _{PP} Block Erase Current	7		8	25	mA	$F-V_{PP} = V_{PPH}$
I _{PPWS} I _{PPES}	F-V _{PP} Word/Byte Write or Block Erase Suspend Current			10	200	μA	$F-V_{PP} = V_{PPH}$
I _{SB}	S-V _{CC} Standby Current				30	μA	$S-\overline{CE}_1$, $S-CE_2 \ge S-V_{CC} - 0.2V$ or $S-CE_2 \le 0.2V$
I _{SB1}	S-V _{CC} Standby Current				3	mA	$S-\overline{CE}_1 = V_{IH} \text{ or } S-CE_2 = V_{IL}$
I _{CC1}	S-V _{CC} Operation Current				35	mA	$\begin{aligned} S-\overline{CE}_1 &= V_{IL},\\ S-CE_2 &= V_{IH}\\ V_{IN} &= V_{IL} \text{ or } V_{IH} \end{aligned} \qquad \begin{aligned} t_{CYCLE} &= Min.\\ I_{I/O} &= 0mA \end{aligned}$
I _{CC2}	S-V _{CC} Operation Current				6	mA	$ \begin{aligned} & S \text{-}\overline{CE}_1 = 0.2 \text{V}, \\ & S \text{-}CE_2 = S \text{V}_{\text{CC}} \text{-}0.2 \text{V}, \\ & \text{V}_{\text{IN}} = S \text{-}\text{V}_{\text{CC}} \text{-}0.2 \text{V} \\ & \text{or } 0.2 \text{V} \end{aligned} \begin{aligned} & t_{\text{CYCLE}} = 1 \mu \text{s} \\ & I_{\text{I/O}} = 0 \text{mA} \end{aligned} $

DC Electrical Characteristics (Continue)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Typ.(1)	Max.	Unit	Conditions
V _{IL}	Input Low Voltage	7	-0.2		0.8	V	
V _{IH}	Input High Voltage	7	2.2		V _{CC} +0.2	V	
V _{OL}	Output Low Voltage	2,7			0.4	V	$I_{OL} = 2.0 \text{mA}$
V _{OH}	Output High Voltage	2,7	2.4			V	$I_{OH} = -1.0 \text{mA}$
V _{PPLK}	F-V _{PP} Lockout during Normal Operations	5,7			1.5	V	
V _{PPH}	F-V _{PP} Word/Byte Write Block Erase Operations		2.7		3.6	V	
V _{LKO}	F-V _{CC} Lockout Voltage		1.5			V	
V _{HH}	F-RP Unlock Voltage	8	11.4		12.6	V	Unavailable F-WP

- 1. All currents are in RMS unless otherwise noted. Reference values at $V_{CC} = 3.0 \text{V}$ and $T_A = +25 ^{\circ}\text{C}$.
- 2. Includes F-RY/BY.
- 3. Automatic Power Savings (APS) for Flash Memory reduces typical I_{CCR} to 3mA at 2.7V in static operation.
- 4. CMOS inputs are either $V_{CC} \pm 0.2V$ or GND $\pm 0.2V$. TTL inputs are either V_{IL} or V_{IH} .
- 5. Block erases and word/byte writes are inhibited when $F-V_{PP} \le V_{PPLK}$ and not guaranteed in the range between V_{PPLK} (Max.) and V_{PPH} (Min.), and above V_{PPH} (Max.).
- 6. V_{CC} includes both F-V_{CC} and S-V_{CC}.
- 7. Sampled, not 100% tested.
- 8. $F-\overline{RP}$ connection to a V_{HH} supply is allowed for a maximum cumulative period of 80 hours.
- 9. F-BYTE is $V_{CC}\pm0.2V$ in word mode and is GND $\pm0.2V$ in byte mode. F-WP is $V_{CC}\pm0.2V$ or GND $\pm0.2V$

12. AC Electrical Characteristics for Flash Memory

12.1 AC Test Conditions

Input pulse level	0V to 2.7V
Input rise and fall time	5ns
Input and Output timing Ref. level	1.35V
Output load	$1TTL + C_L (30pF)$

12.2 Read Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		100		ns
t _{AVQV}	Address to Output Delay			100	ns
t _{ELQV}	F-CE to Output Delay	1		100	ns
t _{PHQV}	F-RP High to Output Delay			10	μs
t _{GLQV}	F-OE to Output Delay	1		45	ns
t _{ELQX}	F-CE to Output in Low-Z		0		ns
t _{EHQZ}	F-CE High to Output in High-Z			45	ns
t _{GLQX}	F-OE to Output in Low-Z		0		ns
t _{GHQZ}	F-OE High to Output in High-Z			20	ns
t _{OH}	Output Hold form Address, F-CE or F-OE Change, Whichever Occurs First		0		ns
t _{FVQV}	F-BYTE and A ₋₁ to Output Delay			100	ns
t _{FLQZ}	F-BYTE Low to Output in High-Z			30	ns
t _{ELFV}	F-CE to F-BYTE High or Low			5	ns

^{1.} F- \overline{OE} may be delayed up to t_{ELQV} - t_{GLQV} after the falling edge of F- \overline{CE} without impact on t_{ELQV} .

12.3 Write Cycle (F-WE Controlled)^(1,5)

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		100		ns
t _{PHWL}	F-RP High Recovery to F-WE Going to Low	2	10		μs
t _{ELWL}	F-CE Setup to F-WE Going Low		0		ns
t _{WLWH}	F-WE Pulse Width		50		ns
t _{PHHWH}	F-RP V _{HH} Setup to F-WE Going High	2	100		ns
t _{SHWH}	F-WP V _{IH} Setup to F-WE Going High	2	100		ns
t _{VPWH}	F-V _{PP} Setup to F-WE Going High	2	100		ns
t _{AVWH}	Address Setup to F-WE Going High	3	50		ns
t _{DVWH}	Data Setup to F-WE Going High	3	50		ns
t _{WHDX}	Data Hold from F-WE High		0		ns
t _{WHAX}	Address Hold from F-WE High		0		ns
t _{WHEH}	F-CE Hold from F-WE High		0		ns
t _{WHWL}	F-WE Pulse Width High		30		ns
t _{WHRL}	F-WE High to F-RY/BY Going Low			100	ns
t _{WHGL}	Write Recovery before Read		0		ns
t _{QVVL}	F-V _{PP} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns
t _{QVPH}	F-RP V _{HH} Hold from Valid SRD, F-RY/BY High-Z	2,4	0		ns
t _{QVSL}	$F-\overline{WP}$ V _{IH} Hold from Valid SRD, $F-RY/\overline{BY}$ High-Z	2,4	0		ns
t _{FVWH}	F-BYTE Setup to F-WE Going High		50		ns
t _{WHFV}	F-BYTE Hold from F-WE High		100		ns

- 1. Read timing characteristics during block erase and word/byte write operations. Refer to AC Characteristics for read cycle.
- 2. Sampled, not 100% tested.
- 3. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase or word/byte write.
- 4. F-V_{PP} should be held at V_{PPH} until determination of block erase or word/byte write success (SR.1/3/4/5 = 0).
- 5. It is written when F-\overline{CE} and F-\overline{WE} are active. The address and data needed to execute a command are latched on the rising edge of F-\overline{WE} or F-\overline{CE} (Whichever goes high first).

12.4 Write Cycle (F-\overline{CE} Controlled)^{(1,2,6)}

 $(T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}, \text{F-V}_{CC} = 2.7\text{V to } 3.6\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		100		ns
t _{PHEL}	F-RP High Recovery to F-CE Going Low	3	10		μs
t _{WLEL}	F-WE Setup to F-CE Going Low		0		ns
t _{ELEH}	F-CE Pulse Width		70		ns
t _{PHHEH}	F-RP V _{HH} Setup to F-CE Going High	3	100		ns
t _{SHEH}	F-WP V _{IH} Setup to F-CE Going High	3	100		ns
t _{VPEH}	F-V _{PP} Setup to F-CE Going High	3	100		ns
t _{AVEH}	Address Setup to F-CE Going High	4	50		ns
t _{DVEH}	Data Setup to F-CE Going High	4	50		ns
t _{EHDX}	Data Hold from F-CE High		0		ns
t _{EHAX}	Address Hold from F-CE High		0		ns
t _{EHWH}	F-WE Hold from F-CE High		0		ns
t _{EHEL}	F-CE Pulse Width High		25		ns
t _{EHRL}	F-CE High to F-RY/BY Going Low			100	ns
t _{EHGL}	Write Recovery before Read		0		ns
t _{QVVL}	F-V _{PP} Hold from Valid SRD, F-RY/BY High-Z	3,5	0		ns
t _{QVPH}	F-RP V _{HH} Hold from Valid SRD, F-RY/BY High-Z	3,5	0		ns
t _{QVSL}	$F-\overline{WP}$ V_{IH} Hold from Valid SRD, $F-RY/\overline{BY}$ High-Z	3,5	0		ns
t _{FVEH}	F-BYTE Setup to F-WE Going High		50		ns
t _{EHFV}	F-BYTE Hold from F-WE High		100		ns

- 1. Read timing characteristics during block erase and word/byte write operations. Refer to AC Characteristics for read cycle.
- 2. In systems where F-\overline{CE} defines the write pulse width (within a longer F-\overline{WE} timing waveform), all setup, hold and inactive F-\overline{WE} times should be measured relative to the F-\overline{CE} waveform.
- 3. Sampled, not 100% tested.
- 4. Refer to Section 5. Command Definitions for Flash Memory for valid A_{IN} and D_{IN} for block erase or word/byte write.
- 5. F-V_{PP} should be held at V_{PPH} until determination of block erase or word/byte write success (SR.1/3/4/5 = 0).
- 6. It is written when $F-\overline{CE}$ and $F-\overline{WE}$ are active. The address and data needed to execute a command are latched on the rising edge of $F-\overline{WE}$ or $F-\overline{CE}$ (Whichever goes high first).

12.5 Block Erase and Word/Byte Write Performance⁽³⁾


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, F-V_{CC} = 2.7V \text{ to } 3.6V)$

Causala a 1	n.	Parameter		$F-V_{PP}=2.$	7V to 3.6V	Unit
Symbol	ra			Typ. ⁽¹⁾	Max.	Unit
t _{WHQV1}	Word/Byte Write Time	32K/64K-Word/Byte Block	2	55		μs
t _{EHQV1}	Word/Byte write Time	4K/8K-Word/Byte Block	2	60		μs
	Block Write Time	32K-Word Block	2	1.8		S
	(at word mode)	4K-Word Block	2	0.3		S
	Block Write Time	64K-Byte Block	2	3.6		S
	(at byte mode)	8K-Byte Block	2	0.6		S
t _{WHQV2}	Plack Freez Time	32K/64K-Word/Byte Block	2	1.2		S
t _{EHQV2}	Block Erase Time 4K/8K-Word/Byte Block		2	0.5		S
t _{WHRZ1} t _{EHRZ1}	Word/Byte Write Suspend Latency Time to Read		4	7.5	8.6	μs
t _{WHRZ2} t _{EHRZ2}	Erase Suspend Latency	Time to Read	4	19.3	23.6	μs


- 1. Reference values at $T_A = +25$ °C and $F-V_{CC} = 3.0V$, $F-V_{PP} = 3.0V$. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
- 2. Excludes system-level overhead.
- 3. Sampled, not 100% tested.
- 4. A Latency time is required from issuing suspend command (F- \overline{WE} or F- \overline{CE} going high) until F-RY/ \overline{BY} going High-Z or SR.7 going "1".


12.6 Flash Memory AC Characteristics Timing Chart


Read Cycle Timing Chart



F-BYTE Timing Waveform







12.7 Reset Operations^(1,2)


$(T_{\lambda}$	= -25°C to	+85°C	F-Vcc =	= 2.7V	to 3	6V)
(* A	- 23 C 10	105 0,	I * ('(' -	- - / •	ws.	$\cdot \cdot \cdot \cdot \cdot$

Symbol	Parameter	Notes	Min.	Max.	Unit
+	$F-\overline{RP}$ Pulse Low Time (If $F-\overline{RP}$ is tied to $F-V_{CC}$, this specification is not applicable.)		100		ns
t _{PLRZ}	F-RP Low to Reset during Block Erase or Word/Byte Write			23.6	μs
t _{VPH}	$F-V_{CC} = 2.7V$ to $F-\overline{RP}$ High	3	100		ns

Notes:

- 1. If F-RP is asserted while a block erase or word/byte write operation is not executing, the reset will complete within 100ns.
- 2. A reset time, t_{PHQV} , is required from the later of F-RY/ $\overline{BY}(SR.7)$ going High-Z ("1") or F- \overline{RP} going high until outputs are valid. Refer to AC Characteristics-Read Cycle for t_{PHQV} .
- 3. When the device power-up, holding F-\overline{RP} low minimum 100ns is required after F-V_{CC} has been in predefined range and also has been in stable there.

AC Waveform for Reset Operation



13. AC Electrical Characteristics for SRAM

13.1 AC Test Conditions

Input pulse level	0.4V to 2.2V			
Input rise and fall time	5ns			
Input and Output timing Ref. level	1.5V			
Output load	$1TTL + C_L (30pF)^{(1)}$			

Note:

1. Including scope and socket capacitance.

13.2 Read Cycle

 $(T_A = -25^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ S-V}_{CC} = 2.7\text{V to } 3.6\text{V})$

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{RC}	Read Cycle Time		85		ns
t_{AA}	Address access time			85	ns
t _{ACE1}	Chip enable access time (S- $\overline{\text{CE}}_1$)			85	ns
t _{ACE2}	Chip enable access time (S-CE ₂)			85	ns
t _{OE}	Output enable to output valid			45	ns
t _{OH}	Output hold from address change		10		ns
t_{LZ1}	S- $\overline{\text{CE}}_1$ Low to output active	1	10		ns
t_{LZ2}	S-CE ₂ Low to output active	1	10		ns
t _{OLZ}	S-OE Low to output active	1	5		ns
t _{HZ1}	S-CE ₁ High to output in High-Z	1	0	25	ns
t _{HZ2}	S-CE ₂ High to output in High-Z	1	0	25	ns
t _{OHZ}	S-OE High to output in High-Z	1	0	25	ns

Note:

1. Active output to High-Z and High-Z to output active tests specified for a ±200mV transition from steady state levels into the test load.

13.3 Write Cycle

 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, \text{ S-V}_{CC} = 2.7 \text{V to } 3.6 \text{V})$


Symbol	Parameter	Notes	Min.	Max.	Unit
t _{WC}	Write cycle time		85		ns
t_{CW}	Chip enable to end of write		70		ns
t_{AW}	Address valid to end of write		70		ns
t_{AS}	Address setup time		0		ns
t_{WP}	Write pulse width		60		ns
t _{WR}	Write recovery time		0		ns
t_{DW}	Input data setup time		35		ns
t _{DH}	Input data hold time		0		ns
t _{OW}	S-WE High to output active	1	5		ns
t_{WZ}	S-WE Low to output in High-Z	1	0	25	ns

Note


1. Active output to High-Z and High-Z to output active tests specified for a $\pm 200 \text{mV}$ transition from steady state levels into the test load.

13.4 SRAM AC Characteristics Timing Chart

Read cycle timing chart




Write cycle timing chart (S-OE Controlled)



- A write occurs during the overlap of a low S-\overline{CE}_1, a high S-CE₂ and a low S-\overline{WE}.
 A write begins at the latest transition among S-\overline{CE}_1 going low, S-CE₂ going high and S-\overline{WE} going low.
 A write ends at the earliest transition among S-\overline{CE}_1 going high, S-CE₂ going low and S-\overline{WE} going high.
 twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S-\overline{CE}_1 going low or S-CE_2 going high to the end of write.
- 3. tas is measured from the address valid to beginning of write.
- 4. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}_1 going high, S-CE_2 going low or S-\overline{WE} going high.
- 5. During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 6. If S- $\overline{\text{CE}}_1$ goes low or S-CE2 goes high simultaneously with S- $\overline{\text{WE}}$ going low or after S- $\overline{\text{WE}}$ going low, the outputs remain in high impedance state.
- 7. If S- $\overline{\text{CE}}_1$ goes high or S-CE₂ goes low simultaneously with S- $\overline{\text{WE}}$ going high or before S- $\overline{\text{WE}}$ going high, the outputs remain in high impedance state.

Write cycle timing chart (S-OE Low fixed)



- 1. A write occurs during the overlap of a low S- \overline{CE}_1 , a high S-CE₂ and a low S- \overline{WE} .

 A write begins at the latest transition among S- \overline{CE}_1 going low, S-CE₂ going high and S- \overline{WE} going low.

 A write ends at the earliest transition among S- \overline{CE}_1 going high, S-CE₂ going low and S- \overline{WE} going high. twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of S- $\overline{\text{CE}}_1$ going low or S-CE₂ going high to the end of write.
- 3. tas is measured from the address valid to beginning of write.
- 4. twr is measured from the end of write to the address change. twr applies in case a write ends at S-\overline{CE}_1 going high, S-CE_2 going low or S-\overline{WE} going high.
- 5. During this period DQ pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 6. If S- $\overline{\text{CE}}_1$ goes low or S-CE₂ goes high simultaneously with S- $\overline{\text{WE}}$ going low or after S- $\overline{\text{WE}}$ going low, the outputs remain in high impedance state.
- 7. If S- $\overline{\text{CE}}_1$ goes high or S-CE₂ goes low simultaneously with S- $\overline{\text{WE}}$ going high or before S- $\overline{\text{WE}}$ going high, the outputs remain in high impedance state.

14. Data Retention Characteristics for SRAM


 $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C)$

Symbol	Parameter	Note	Min.	Typ.(1)	Max.	Unit	Conditions
V _{CCDR}	Data Retention Supply voltage	2	2.0		3.6	V	$S-CE_2 \le 0.2V$ or $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
I _{CCDR}	Data Retention Supply current	2		1	30	μA	$S-V_{CC} = 3.0V$ $S-CE_2 \le 0.2V \text{ or}$ $S-\overline{CE}_1 \ge S-V_{CC} - 0.2V$
t _{CDR}	Chip enable setup time		0			ns	
t _R	Chip enable hold time		5			ms	

Notes

- 1. Reference value at $T_A = 25$ °C, S-V_{CC} = 3.0V.
- 2. $S-\overline{CE}_1 \ge S-V_{CC} 0.2V$, $S-CE_2 \ge S-V_{CC} 0.2V$ ($S-\overline{CE}_1$ controlled) or $S-CE_2 \le 0.2V$ ($S-CE_2$ controlled).


Data Retention timing chart (S-\overline{CE}1 Controlled)⁽¹⁾



Note:

1. To control the data retention mode at $S-\overline{CE}_1$, fix the input level of $S-CE_2$ between V_{CCDR} and V_{CCDR} -0.2V or 0V or 0.2V and during the data retention mode.

Data Retention timing chart (S-CE2 Controlled)



15. Notes

This product is a stacked CSP package that a 16M (x8/x16) bit Flash Memory and a 2M (x8) bit SRAM are assembled into.

- Supply Power

Maximum difference (between F-V_{CC} and S-V_{CC}) of the voltage is less than 0.3V.

- Power Supply and Chip Enable of Flash Memory and SRAM

S- $\overline{\text{CE}}_1$ should not be "low" and S-CE₂ should not be "high" when F- $\overline{\text{CE}}$ is "low" simultaneously.

If the two memories are active together, possibly they may not operate normally by interference noises or data collision on DQ bus.

Both $F-V_{CC}$ and $S-V_{CC}$ are needed to be applied by the recommended supply voltage at the same time expect SRAM data retention mode.

- Power Up Sequence

When turning on Flash memory power supply, keep F- \overline{RP} "low". After F- V_{CC} reaches over 2.7V, keep F- \overline{RP} "low" for more than 100nsec.

- Device Decoupling

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals ($F-\overline{CE}$, $S-\overline{CE}_1$, $S-\overline{CE}_2$).

16. Flash Memory Data Protection

Noises having a level exceeding the limit specified in the specification may be generated under specific operating conditions on some systems. Such noises, when induced onto $F-\overline{WE}$ signal or power supply, may be interpreted as false commands, causing undesired memory updating. To protect the data stored in the flash memory against unwanted writing, systems operating with the flash memory should have the following write protect designs, as appropriate.

- The below describes data protection method.
 - 1. Protecting data in specific block
 - By setting a F-WP to low, only the boot block can be protected against overwriting. Parameter and main blocks cannot be locked. System program, etc., can be locked by storing them in the boot block.
 - When a high voltage (V_{HH}) is applied to F- \overline{RP} , overwrite operation is enabled for all blocks.
 - For further information on controlling of F-WP and F-RP refer to the specification. (See Chapter 5. Command Definitions for Flash Memory)
 - 2. Data Protection through F-V_{PP}
 - When the level of F-V_{PP} is lower than V_{PPLK} (lockout voltage), write operation on the flash memory is disabled. All blocks are locked and the data in the blocks are completely write protected.
 - For the lockout voltage, refer to specification. (See Chapter 11. DC Electrical Characteristics)
- Data Protection during voltage transition
 - 1. Data protection thorough $F-\overline{RP}$
 - When the F- \overline{RP} is kept low during power up and power down sequence, write operation on the flash memory is disabled, write protecting all blocks.
 - For the details of F-RP control, refer to the specification. (See Chapter 12. AC Electrical Characteristics for Flash Memory)

17. Design Considerations

1. Power Supply Decoupling

To avoid a bad effect to the system by flash memory power switching characteristics, each device should have a $0.1\mu F$ ceramic capacitor connected between its $F-V_{CC}$ and GND and between its $F-V_{PP}$ and GND. Low inductance capacitors should be placed as close as possible to package leads.

2. F-V_{PP} Trace on Printed Circuit Boards

Updating the memory contents of flash memories that reside in the target system requires that the printed circuit board designer pay attention to the $F-V_{PP}$ Power Supply trace. Use similar trace widths and layout considerations given to the $F-V_{CC}$ power bus.

3. The Inhibition of Overwrite Operation

Please do not execute reprogramming "0" for the bit which has already been programed "0". Overwrite operation may generate unerasable bit.

In case of reprogramming "0" to the data which has been programed "1".

- Program "0" for the bit in which you want to change data from "1" to "0".
- Program "1" for the bit which has already been programmed "0".

For example, changing data from "10111101111101" to "101011011011110" requires "1110111111111110" programming.

4. Power Supply

Block erase and word/byte write with an invalid F- V_{PP} (See Chapter 11.DC Electrical Characteristics) produce spurious results and should not be attempted.

Device operations at invalid $F-V_{CC}$ voltage (See Chapter 11.DC Electrical Characteristics) produce spurious results and should not be attempted.

18. Related Document Information⁽¹⁾

Document No.	Document Name
FUM99903	LH28F400BV, LH28F800BV, LH28F160BV Appendix

Note:

1. International customers should contact their local SHARP or distribution sales offices.

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.



NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (360) 834-2500 Fax: (360) 834-8903 http://www.sharpsma.com

EUROPE

SHARP Microelectronics Europe Sonninstraße 3 20097 Hamburg, Germany Phone: (49) 40 2376-2286 Fax: (49) 40 2376-2232 http://www.sharpsme.com

ASIA

SHARP Corporation Integrated Circuits Group 2613-1 Ichinomoto-Cho Tenri-City, Nara, 632, Japan Phone: +81-743-65-1321 Fax: +81-743-65-1532 http://www.sharp.co.jp