

6AM14

Silicon N Channel / P Channel Power MOS FET Array

Application

High speed power switching

Features

- Low on-resistance
- Low drive current
- High speed switching
- High density mounting




Table 1 Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Ratings		
		Nch	Pch	Unit
Drain to source voltage	V_{DSS}	60	-60	V
Gate to source voltage	V_{GSS}	±20	±20	V
Drain current	I_D	7	-7	A
Drain peak current	$I_{D(pulse)}^*$	28	-28	A
Reverse drain current	I_{DR}	7	-7	A
Channel dissipation	Pch**	42		W
Channel dissipation	Pch**	4.8		W
Channel temperature	Tch	150		°C
Storage temperature	Tstg	-55 to +150		°C

* PW ≤ 10 μs, duty cycle ≤ 1 %

** Value at 6 Drive operation

Table 2 Electrical Characteristics N Channel (Ta = 25°C)

Item	Symbol	Min	Typ	Max	Unit	Test conditions
Drain to source breakdown voltage	$V_{(BR)DSS}$	60	—	—	V	$I_D = 10 \text{ mA}$, $V_{GS} = 0$
Gate to source breakdown voltage	$V_{(BR)GSS}$	± 20	—	—	V	$I_G = \pm 100 \text{ }\mu\text{A}$, $V_{DS} = 0$
Gate to source leak current	I_{GSS}	—	—	± 10	μA	$V_{GS} = \pm 16 \text{ V}$, $V_{DS} = 0$
Zero gate voltage drain current	I_{DSS}	—	—	250	μA	$V_{DS} = 50 \text{ V}$, $V_{GS} = 0$
Gate to source cutoff voltage	$V_{GS(off)}$	0.5	—	1.5	V	$V_{DS} = 10 \text{ V}$, $I_D = 1 \text{ mA}$
Static drain to source on state resistance	$R_{DS(on)}$	—	0.14	0.2	Ω	$I_D = 4 \text{ A}$ $V_{GS} = 4 \text{ V}^*$
		—	0.22	0.5	Ω	$I_D = 2 \text{ A}$ $V_{GS} = 2.5 \text{ V}^*$
Forward transfer admittance	$ y_{fs} $	4.0	6.5	—	S	$I_D = 4 \text{ A}$ $V_{DS} = 10 \text{ V}^*$
Input capacitance	C_{iss}	—	500	—	pF	$V_{DS} = 10 \text{ V}$
Output capacitance	C_{oss}	—	240	—	pF	$V_{GS} = 0$
Reverse transfer capacitance	C_{rss}	—	30	—	pF	$f = 1 \text{ MHz}$
Turn-on delay time	$t_{d(on)}$	—	15	—	ns	$V_{GS} = 10 \text{ V}$, $I_D = 4 \text{ A}$
Rise time	t_r	—	90	—	ns	$R_L = 7.5 \text{ }\Omega$
Turn-off delay time	$t_{d(off)}$	—	110	—	ns	
Fall time	t_f	—	250	—	ns	
Body-drain diode forward voltage	V_{DF}	—	1.0	—	V	$I_F = 7 \text{ A}$, $V_{GS} = 0$
Body-drain diode reverse recovery time	t_{rr}	—	170	—	ns	$I_F = 7 \text{ A}$, $V_{GS} = 0$ $di_F / dt = 50 \text{ A} / \mu\text{s}$

* Pulse Test

Table 2 Electrical Characteristics P Channel (Ta = 25°C)

Item	Symbol	Min	Typ	Max	Unit	Test conditions
Drain to source breakdown voltage	$V_{(BR)DSS}$	-60	—	—	V	$I_D = -10 \text{ mA}$, $V_{GS} = 0$
Gate to source breakdown voltage	$V_{(BR)GSS}$	± 20	—	—	V	$I_G = \pm 100 \text{ }\mu\text{A}$, $V_{DS} = 0$
Gate to source leak current	I_{GSS}	—	—	± 10	μA	$V_{GS} = \pm 16 \text{ V}$, $V_{DS} = 0$
Zero gate voltage drain current	I_{DSS}	—	—	-250	μA	$V_{DS} = -50 \text{ V}$, $V_{GS} = 0$
Gate to source cutoff voltage	$V_{GS(off)}$	-0.5	—	-1.5	V	$V_{DS} = -10 \text{ V}$, $I_D = -1 \text{ mA}$
Static drain to source on state resistance	$R_{DS(on)}$	—	0.12	0.16	Ω	$I_D = -4 \text{ A}$ $V_{GS} = -4 \text{ V}^*$
		—	0.16	0.3	Ω	$I_D = -2 \text{ A}$ $V_{GS} = -2.5 \text{ V}^*$
Forward transfer admittance	$ y_{fs} $	5.0	8.0	—	S	$I_D = -4 \text{ A}$ $V_{DS} = -10 \text{ V}^*$
Input capacitance	C_{iss}	—	1450	—	pF	$V_{DS} = -10 \text{ V}$
Output capacitance	C_{oss}	—	590	—	pF	$V_{GS} = 0$
Reverse transfer capacitance	C_{rss}	—	120	—	pF	$f = 1 \text{ MHz}$
Turn-on delay time	$t_{d(on)}$	—	15	—	ns	$V_{GS} = -10 \text{ V}$, $I_D = -4 \text{ A}$
Rise time	t_r	—	75	—	ns	$R_L = 7.5 \text{ }\Omega$
Turn-off delay time	$t_{d(off)}$	—	240	—	ns	
Fall time	t_f	—	180	—	ns	
Body-drain diode forward voltage	V_{DF}	—	-1.0	—	V	$I_F = -7 \text{ A}$, $V_{GS} = 0$
Body-drain diode reverse recovery time	t_{rr}	—	210	—	ns	$I_F = -7 \text{ A}$, $V_{GS} = 0$ $diF / dt = 50 \text{ A} / \mu\text{s}$

* Pulse Test

