

NJ8820

FREQUENCY SYNTHESISER (PROM INTERFACE)

The NJ8820 is a synthesiser circuit fabricated on the GPS CMOS process and is capable of achieving high sideband attenuation and low noise performance. It contains a reference oscillator, 11-bit programmable reference divider, digital and sample-and-hold comparators, 10-bit programmable 'M' counter, 7-bit programmable 'A' counter and the necessary control and latch circuitry for accepting and latching the input data.

Data is presented as eight 4-bit words read from an external memory, with the necessary timing signals generated internally.

It is intended to be used in conjunction with a two-modulus prescaler such as the SP8710 series to produce a universal binary coded synthesiser.

The NJ8820 is available in Plastic DIL (DP) and Miniature Plastic DIL (MP) packages, both with operating temperature range of -30°C to $+70^{\circ}\text{C}$. The NJ8820MA is available only in Ceramic DIL package with operating temperature range of -40°C to $+85^{\circ}\text{C}$.

FEATURES

- Low Power Consumption
- Direct Interface to ROM or PROM
- High Performance Sample and Hold Phase Detector
- $>10\text{MHz}$ Input Frequency

ORDERING INFORMATION

NJ8820 BA DP Plastic DIL Package

NJ8820 BA MP Miniature Plastic DIL Package

NJ8820 MA DG Ceramic DIL Package




Fig.1 Pin connections - top view

ABSOLUTE MAXIMUM RATINGS

| | |
|-----------------------------------|---|
| Supply voltage, $V_{DD} - V_{SS}$ | -0.5V to 7V |
| Input voltage | -0.5V to 7V |
| Open drain outputs, pins 3 and 13 | -0.3V to $V_{DD} + 0.3\text{V}$ |
| All other pins | -65°C to $+150^{\circ}\text{C}$ |
| Storage temperature | -55°C to $+125^{\circ}\text{C}$ |
| Storage temperature | -55°C to $+125^{\circ}\text{C}$ |

(DP and MP packages, NJ8820)




Fig.2 Block diagram

ELECTRICAL CHARACTERISTICS AT $V_{DD} = 5V$

Test conditions unless otherwise stated:

 $V_{DD} - V_{SS} = 5V \pm 0.5V$. Temperature range NJ8820 BA: $-30^{\circ}C$ to $+70^{\circ}C$; NJ8820 MA: $-40^{\circ}C$ to $+85^{\circ}C$

DC Characteristics

| Characteristic | Value | | | Units | Conditions |
|--|---------------------------|------------|------------|----------|---|
| | Min. | Typ. | Max. | | |
| Supply current | | 3.5 0.7 | 5.5 1.5 | mA mA | $f_{OSC}, f_{FIN} = 10MHz$ $f_{OSC}, f_{FIN} = 1.0MHz$ } 0 to 5V square wave |
| OUTPUT LEVELS | | | | | |
| Memory Enable Output (\overline{ME}) | | | | | |
| Low level | | | 0.4 | V | $I_{SINK} = 4mA$ |
| Open drain pull-up voltage | | | 7 | V | |
| Data Select Outputs (DS0-DS2) | | | | | |
| High level | 4.6 | | | V | $I_{SOURCE} = 1mA$ |
| Low level | | | 0.4 | V | $I_{SINK} = 2mA$ |
| Modulus Control Output (\overline{MC}) | | | | | |
| High level | 4.6 | | | V | $I_{SOURCE} = 1mA$ |
| Low level | | | 0.4 | V | $I_{SINK} = 1mA$ |
| Lock Detect Output (\overline{LD}) | | | | | |
| Low level | | | 0.4 | V | $I_{SINK} = 4mA$ |
| Open drain pull-up voltage | | | 7 | V | |
| PDB Output | | | | | |
| High level | 4.6 | | | V | $I_{SOURCE} = 5mA$ |
| Low level | | | 0.4 | V | $I_{SINK} = 5mA$ |
| 3-state leakage current | | | ± 0.1 | μA | |
| INPUT LEVELS | | | | | |
| Data Inputs (D0-D3) | | | | | |
| High level | 4.25 | | | V | TTL compatible |
| Low level | | | 0.75 | V | See note 1 |
| Program Enable Input (PE) | | | | | |
| Trigger level | V_{BIAS} $\pm 100mV$ | | | V | V_{BIAS} = self-bias point of PE (nominally $V_{DD}/2$) |

AC Characteristics

| Characteristic | Value | | | Units | Conditions |
|---|-------|------|------|------------|---|
| | Min. | Typ. | Max. | | |
| f_{IN} and \overline{OSC} IN input level | 200 | | | mVRMS | 10MHz AC-coupled sinewave |
| Max. operating frequency, f_{FIN} and f_{OSC} | 10.6 | | | MHz | Input squarewave V_{DD} to V_{SS} . See note 5. |
| Propagation delay, clock to \overline{MC} | | 30 | 50 | ns | See note 2. |
| PE pulse length, t_W | 5 | | | μs | Pulse to V_{SS} or V_{DD} . |
| Data set-up time, t_{DS} | 1 | | | μs | |
| Data hold time, t_{DH} | 10 | | | ns | |
| Digital phase detector propagation delay | | 500 | | ns | |
| Gain programming resistor, RB | 5 | | | k Ω | |
| Hold capacitor, CH | | | 1 | nF | See note 3. |
| Output resistance, PDA | | | 5 | k Ω | |
| Digital phase detector gain | | 0.4 | | V/Rad | |
| Power supply rise time | 100 | | | μs | 10% to 90%, see note 4. |

NOTES

1. Data inputs have internal pull-up resistors to enable them to be driven from TTL outputs
2. All counters have outputs directly synchronous with their respective clock rising edges
3. The finite output resistance of the internal voltage follower and 'on' resistance of the sample switch driving this pin will add a finite time constant to the loop. An external 1nF hold capacitor will give a maximum time constant of 5 μs , typically
4. To ensure correct operation of power-on programming
5. Operation at up to 15MHz is possible with a full logic swing but is not guaranteed

PIN DESCRIPTIONS

| Pin no. | Name | Description |
|---------------|-----------------------------|---|
| 1 | PDA | Analog output from the sample and hold phase comparator for use as a 'fine' error signal. Output at $(V_{DD} - V_{SS})/2$ when the system is in lock. Voltage increases as f_v phase lead increases; voltage decreases as f_r phase lead increases. Output is linear over only a narrow phase window, determined by gain (programmed by RB). |
| 2 | PDB | Three-state output from the phase/frequency detector for use as a 'coarse' error signal. $f_v > f_r$ or f_v leading: positive pulses with respect to the bias point V_{BIAS} $f_v < f_r$ or f_r leading: negative pulses with respect to the bias point V_{BIAS} $f_v = f_r$ and phase error within PDA window: high impedance. |
| 3 | \overline{LD} | An open-drain lock detect output at low level when phase error is within PDA window (in lock); high impedance at all other times. |
| 4 | F_{IN} | The input to the main counters, normally driven from a prescaler, which may be AC-coupled or, when a full logic swing is available, may be DC-coupled |
| 5 | V_{SS} | Negative supply (ground). |
| 6 | V_{DD} | Positive supply. |
| 7, 8 | $\overline{OSC IN}/OSC OUT$ | These pins form an on-chip reference oscillator when a series resonant crystal is connected across them. Capacitors of appropriate value are also required between each end of the crystal and ground to provide the necessary additional phase shift. An external reference signal may, alternatively, be applied to $\overline{OSC IN}$. This may be a low-level signal, AC-coupled, or if a full logic swing is available it may be DC-coupled. The program range of the reference counter is 3 to 2047, with the division ratio being twice the programmed number. |
| 9, 10, 11, 12 | D0-D3 | Information on these inputs is transferred to the internal data latches during the appropriate data read time slot. D3 is MSB, D0 is LSB. |
| 13 | \overline{ME} | An open drain output for use in controlling the power supply to an external ROM or PROM. \overline{ME} is low during the data read period and high impedance at other times. |
| 14 | PE | A positive or negative pulse or edge AC-coupled into this pin initiates the single-shot data read procedure. Grounding this pin repeats the data read procedure in a cyclic manner. |
| 15, 16, 17 | DS0-DS2 | Internally generated three-state data select outputs, which may be used to address external memory. |
| 18 | \overline{MC} | Modulus control output for controlling an external dual-modulus prescaler. \overline{MC} will be low at the beginning of a count cycle and will remain low until the 'A' counter completes its cycle. \overline{MC} then goes high and remains high until the 'M' counter completes its cycle, at which point both 'A' and 'M' counters are reset. This gives a total division ratio of $MP+A$, where P and $P+1$ represent the dual-modulus prescaler values. The program range of the 'A' counter is 0-127 and therefore can control prescalers with a division ratio up to and including $\pm 128/129$. The programming range of the 'M' counter is 8-1023 and, for correct operation, $M \geq A$. Where every possible channel is required, the minimum total division ratio should be $P^2 - P$. |
| 19 | RB | An external sample and hold phase comparator gain programming resistor should be connected between this pin and V_{SS} . |
| 20 | CH | An external hold capacitor should be connected between this pin and V_{SS} . |





Fig. 3 Typical supply current v. input frequency

Fig. 4 Typical supply current v. input level, $\overline{OSC IN}$




Fig 7 Data selection




Fig.8 Timing diagram

PHASE COMPARATORS

The digital phase/frequency detector drives a three-state output, PDB, which provides a 'coarse' error signal to enable fast switching between channels. The PDB output is active until the phase error is within the sample and hold phase detector, PDA, window, when PDB becomes high impedance. Phase-lock is indicated at this point by a low level on LD. The sample and hold phase detector provides a 'fine' error signal to give further phase adjustment and to hold the loop in lock.

An internally generated ramp, controlled by the digital output from both the reference and main divider chains, is sampled at the reference frequency to give the 'fine' error signal, PDA. When in phase lock, this output would be typically at $(V_{DD} - V_{SS})/2$ and any offset from this would be proportional to phase error. The relationship between this offset and the

phase error is the phase comparator gain, which is programmable with an external resistor, R_B . An internal 50pF capacitor is used in the sample and hold comparator.

CRYSTAL OSCILLATOR

When using the internal oscillator, the stability may be enhanced at high frequencies by the inclusion of a resistor between pin 8 (OSC OUT) and the other components. A value of 2.2k Ω is advised.

PROGRAMMING/POWER UP

Data and signal input pins should not have input applied to them prior to the application of V_{DD} , as otherwise latch-up may occur.