

NJ8820

FREQUENCY SYNTHESISER (PROM INTERFACE)

The NJ8820 is a synthesiser circuit fabricated on the GPS CMOS process and is capable of achieving high sideband attenuation and low noise performance, it contains a reference oscillator, 11-bit programmable reference divider, digital and sample-and-hold comparators, 10-bit programmable 'M' counter, 7-bit programmable 'A' counter and the necessary control and latch circuitry for accepting and latching the input data.

Data is presented as eight 4-bit words read from an external memory, with the necessary timing signals generated internally.

It is intended to be used in conjunction with a two-modulus prescaler such as the SP8710 series to produce a universal binary coded synthesiser.

The NJ8820 is available in Plastic DIL (DP) and Miniature Plastic DIL (MP) packages, both with operating temperature range of -30°C to +70°C. The NJ8820MA is available only in Ceramic DIL package with operating temperature range of -40°C to +85°C.

FEATURES

- Low Power Consumption
- Direct Interface to ROM or PROM
- High Performance Sample and Hold Phase Detector
- >10MHz Input Frequency

ORDERING INFORMATION NJ8820 BA DP Plastic DIL Package NJ8820 BA MP Miniature Plastic DIL Package NJ8820 MA DG Ceramic DIL Package




Fig.1 Pin connections - top view

ABSOLUTE MAXIMUM RATINGS

Supply voltage, V_{DD} - V_{SS} Input voltage

-0.5V to 7V

Open drain outputs, pins 3 and 13

V_{ss}-0·3V to V_{DD}+0·3V -65°C to +150°C

All other pins Storage temperature Storage temperature

(DG package, NJ8820MA) -55°C to +125°C

(DP and MP packages, NJ8820)

DATA SELECT OUTPUTS MEMORY ENABLE (ME) DS0 DS1 DS2) 116 13 DIH SE SECUENCE PROGRAM INTERNAL COUNTER ENABLE (PE) ſΊ REFERENCE COUNTER OSC IN 2 SAMPLE/HOLD (11 BITS) PHASE OSC OUT LATCH 6 LATCH 8 FREQUENCY PHASE D1 D2 D3 LOCK DETECT (LD) LATCH 4 LATCH 5 LATCH 1 LATCH 2 LATCH 3 'M' COUNTER (10 BITS) 'A' COUNTER V_{DD} MODULUS CONTROL LOGIC CONTROL_ Yss

Fig.2 Block diagram

NJ8820

ELECTRICAL CHARACTERISTICS AT VDD = 5V

Test conditions unless otherwise stated:

 V_{DD} - V_{SS} =5V \pm 0·5V. Temperature range NJ8820 BA: -30°C to +70°C; NJ8820 MA: -40°C to +85°C

DC Characteristics

Characteristic	Value			Units	Conditions	
Characteristic		Тур.	Max.	Oilles	Conditions	
Supply current		3.5	5.5	mA	f _{osc} , f _{FiN} = 10MHz 0 to 5V	
		0.7	15	mA	f _{osc} , f _{Fin} = 1.0MHz square wave	
OUTPUT LEVELS						
Memory Enable Output (ME)						
Low level			0-4	V	I _{SINK} = 4mA	
Open drain pull-up voltage	1		7	V		
Data Select Outputs (DS0-DS2)						
High level	4.6			V	I _{SOURCE} = 1mA	
Low level			0.4	V	I _{SINK} = 2mA	
Modulus Control Output (MC)						
High level	4.6			V	I _{SOURCE} = 1 mA	
Low level	:		0.4	V	I _{SINK} = 1mA	
Lock Detect Output (LD)						
Low level			0.4	l V	I _{SINK} = 4mA	
Open drain pull-up voltage			7	V		
PDB Output			Ì			
High level	4.6			V	I _{SOURCE} = 5mA	
Low level	i		0.4	V	I _{SINK} = 5mA	
3-state leakage current			±0·1	μΑ		
INPUT LEVELS						
Data Inputs (D0-D3)			ĺ	1		
High level	4.25			V	TTL compatible	
Low level	[0.75	V	See note 1	
Program Enable Input (PE)				1		
Trigger level	V _{BIAS} ±100mV			V	V _{BIAS} = self-bias point of PE (nominally V _{DD} /2)	

AC Characteristics

Characteristic	Value			Units	0	
Characteristic	Min.	Typ. Max.		Omis	Conditions	
F _{IN} and OSC IN input level	200			mVRMS	10MHz AC-coupled sinewave	
Max. operating frequency, f _{FIN} and f _{osc}	10-6		i	MHz	Input squarewave V _{DD} to V _{SS} , See note 5.	
Propagation delay, clock to MC		30	50	ns	See note 2.	
PE pulse length, tw .	5			μs	Pulse to V _{SS} or V _{DD} .	
Data set-up time, tos	1			μs		
Data hold time, t _{DH}	10			ns		
Digital phase detector propagation delay	-	500		ns		
Gain programming resistor, RB	5			kΩ		
Hold capacitor, CH	1	1	1	nF	See note 3.	
Output resistance, PDA	1		5	kΩ		
Digital phase detector gain		0.4		V/Rad		
Power supply rise time	100	[μs	10% to 90%, see note 4.	

NOTES


- Data inputs have internal pull-up resistors to enable them to be driven from TTL outputs
 All counters have outputs directly synchronous with their respective clock rising edges
 The finite output resistance of the internal voltage follower and on resistance of the sample switch driving this pin will add a finite time constant to the loop. An external 1nF hold capacitor will give a maximum time constant of 5µs, typically
- To ensure correct operation of power-on programming
- 5 Operation at up to 15MHz is possible with a full logic swing but is not guaranteed

10

3768522 0022206 TO9 📟

PIN DESCRIPTIONS

Pin no.	Name	Description					
1	PDA	Analog output from the sample and hold phase comparator for use as a 'fine' error signal. Output at $(V_{DD}-V_{SS})/2$ when the system is in lock. Voltage increases as f_V phase lead increases; voltage decreases as f_V phase lead increases. Output is linear over only a narrow phase window, determined by gain (programmed by RB).					
2	PDB	Three-state output from the phase/frequency detector for use as a 'coarse' error signal. $f_V > f_\Gamma$ or f_V leading: positive pulses with respect to the bias point V_{BIAS} $f_V < f_\Gamma$ or f_Γ leading: negative pulses with respect to the bias point V_{BIAS} $f_V = f_\Gamma$ and phase error within PDA window: high impedance.					
3	ĹD	An open-drain lock detect output at low level when phase error is within PDA window (in lock); high impedance at all other times.					
4	F _{IN}	The input to the main counters, normally driven from a prescaler, which may be AC-coupled or, when a full logic swing is available, may be DC-coupled					
5	Vss	Negative supply (ground).					
6	V_{DD}	Positive supply.					
7, 8	OSC IN/ OSC OUT	These pins form an on-chip reference oscillator when a series resonant crystal is connected across them. Capacitors of appropriate value are also required between each end of the crystal and ground to provide the necessary additional phase shift. An external reference signal may, alternatively, be applied to OSC IN. This may be a low-level signal, AC-coupled, or if a full logic swing is available it may be DC-coupled. The program range of the reference counter is 3 to 2047, with the division ratio being twice the programmed number.					
9,10, 11, 12	D0-D3	Information on these inputs is transferred to the internal data latches during the appropriate data read time slot. D3 is MSB, D0 is LSB.					
13	ME	An open drain output for use in controlling the power supply to an external ROM or PROM. ME is low during the data read period and high impedance at other times.					
14	PE	A positive or negative pulse or edge AC-coupled into this pin initiates the single-shot data read procedure. Grounding this pin repeats the data read procedure in a cyclic manner.					
15, 16, 17	DS0-DS2	Internally generated three-state data select outputs, which may be used to address external memory.					
18	МC	Modulus control output for controlling an external dual-modulus prescaler. \overline{MC} will be low at the beginning of a count cycle and will remain low until the 'A' counter completes its cycle. \overline{MC} then goes high and remains high until the 'M' counter completes its cycle, at which point both 'A' and 'M' counters are reset. This gives a total division ratio of $MP+A$, where P and $P+1$ represent the dual-modulus prescaler values. The program range of the 'A' counter is 0-127 and therefore can control prescalers with a division ratio up to and including \pm 128/129. The programming range of the 'M' counter is 8-1023 and, for correct operation, $M \geqslant A$. Where every possible channel is required, the minimum total division ratio should be P^2-P .					
19	RB	An external sample and hold phase comparator gain programming resistor should be connected between this pin and $V_{\mathrm{SS}}.$					
20	CH	An external hold capacitor should be connected between this pin and V _{SS} .					








Fig. 4 Typical supply current v. input level, OSC IN

PROGRAMMING

Program information can be obtained from an external ROM or PROM under the control of the NJ8820. Twenty-eight data bits are required per channel arranged as eight 4-bit words leaving four redundant bits, two of which are available on the data bus driving the data transfer time slot and may be used for external control purposes. A suitable PROM would be the 74S287, giving up to 32 channel capability as shown in Fig 5. Note that the choice of PNP transistor and supply bypass capacitor on the ROM should be such that the ROM will power up in time: for example, at 10MHz oscillator frequency, the ROM must be powered up in less than 25µs.

Reading this data is normally done in single shot mode, with the data read cycle started by either a positive or negative pulse on the program enable (PE) pin. The data read cycle is generated from a program clock at 1/64 of the reference oscillator frequency. A memory enable signal (ME) is supplied to allow power-down of the ROM when it is not in use. Data select outputs (DS0-DS2) remain in a high impedance state when the program cycle is completed to allow the address bus to be used for other functions if desired. The data map, data read cycle and timing diagram are shown in Figs. 6 to 8. Data is latched internally during the portions of the program cycle shown shaded in Fig. 7 and all data is transferred to the

counters and latched during the data transfer time slot.

Alternatively, the PE pin may be grounded, causing the data read cycle to repeat cyclically to allow continuous up-dating of the program information. In this mode, external memory will be enabled continuously (ME low) and the data read cycle will repeat every sixteen cycles of the internal program clock, i.e. every 1024/f_{loss} seconds. This programming method is not recommended because the higher power consumption and the possibilities of noise into the loop from the digital data lines.

Power-on Programming

On power-up, the data read cycle is automatically initiated, making it unnecessary to provide a PE pulse. The circuit detects the power supply rising above a threshold point (nominally 1-5V) and, after an internally generated delay to allow the supply to rise fully, the circuit is programmed in the normal way. This delay is generated by counting reference oscillator pulses and is therefore dependent on the crystal used. The delay consists of 53248 reference oscillator cycles, giving a delay of about 5ms at 10MHz.

To ensure correct operation of this function, the power supply rise time should be less than 5ms (at 10MHz), rising smoothly through the threshold point.




Fig. 5 Programming via PROM

WORD	DS2	DS1	DSO	D3	D2	D1	Do
1 2 3 4 5 6 7 8	0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1	M1 M5 M9 A3 - R3 R7	M0 M4 M8 A2 A6 R2 R6 R10	M3 M7 A1 A5 R1 R5 R9	M2 M6 A0 A4 R0 R4 R8

Fig. 6 Data map

12

| 3768522 0022208 881 **|||**




Fig 7 Data selection




Fig.8 Timing diagram

PHASE COMPARATORS

The digital phase/frequency detector drives a three-state output, PDB, which provides a 'coarse' error signal to enable fast switching between channels. The PDB output is active until the phase error is within the sample and hold phase detector, PDA, window, when PDB becomes high impedance. Phase-lock is indicated at this point by a low level on LD. The sample and hold phase detector provides a 'fine' error signal to give further phase adjustment and to hold the loop in lock

An internally generated ramp, controlled by the digital output from both the reference and main divider chains, is sampled at the reference frequency to give the 'fine' error signal, PDA. When in phase lock, this output would be typically at $(V_{\rm DD}-V_{\rm SS})/2$ and any offset from this would be proportional to phase error. The relationship between this offset and the

phase error is the phase comparator gain, which is programmable with an external resistor, RB. An internal 50pF capacitor is used in the sample and hold comparator.

CRYSTAL OSCILLATOR

When using the internal oscillator, the stability may be enhanced at high frequencies by the inclusion of a resistor between pin 8 (OSC OUT) and the other components. A value of $2.2k\Omega$ is advised.

PROGRAMMING/POWER UP

Data and signal input pins should not have input applied to them prior to the application of $V_{\rm DD}$, as otherwise latch-up may occur