## FUJITSU SEMICONDUCTOR

## 8-bit Proprietary Microcontroller

## CMOS

## F²MC-8L MB89610R Series

## MB89613R/615R

## ■ DESCRIPTION

MB89610R series has been developed as a general-purpose version of the $\mathrm{F}^{2} \mathrm{MC}^{*}$-8L family of proprietary 8-bit, single-chip microcontrollers.

In addition to the $\mathrm{F}^{2} \mathrm{MC}-8 \mathrm{~L}$ CPU core which can operate at low voltage but at high speed, the microcontrollers contain peripheral resources such as timers, serial interfaces, and an external interrupt.

The MB89610R series is applicable to a wide range of application from welfare products to industrial equipment, including portable devices.
*: F²MC stands for FUJITSU Flexible Microcontroller.

## ■ FEATURES

- Various package options

Three types of QFP packages ( $0.5-\mathrm{mm}, 0.65-\mathrm{mm}, 1-\mathrm{mm}$ pitch) SDIP package

- High-speed processing at low voltages

Minimum execution time: $0.4 \mu \mathrm{~s} / 3.5 \mathrm{~V}$ and $0.8 \mu \mathrm{~s} / 2.7 \mathrm{~V}$

- $\mathrm{F}^{2} \mathrm{MC}$-8L family CPU core

Instruction set optimized for controllers

Multiplication and dividion instructions
16-bit arithmetic operations
Test and branch instructions
Bit manipulation instructions, etc.
(Continued)

- PACKAGES
64-pin Plastic SH-DIP
64-pin Plastic SQFP
64-pin Plastic QFP

(FPT-64P-M03)

(FPT-64P-M06)

(FPT-64P-M09)
- Four types of timers

8 -bit PWM timer (also usable a reload timer)
8 -bit pulse-width count timer (Continuous measurement capable, applicable to remote control, etc)
16-bit timer/counter
20-bit time-base timer

- Two serial interfaces

Switchable transfer direction allows communication with various equipment.

- External interrupt: 4 channels

Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).

- Low-power consumption modes

Stop mode (Oscillation stops to minimize the current consumption.)
Sleep mode (The CPU stops to reduce the current consumption to approx. $1 / 3$ of normal.)

- Bus interface function

Including hold and ready functions
■ PRODUCT LINEUP

| Part number | MB89613R | MB89615R | MB89P625/W625* ${ }^{1}$ | MB89PV620* ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: |
| Classification | Mass production product (mask ROM products) |  | One-time PROM product/ EPROM product | Pggyback/evaluation product (for evaluation and development) |
| ROM size | $8 \mathrm{~K} \times 8$ bits (internal mask ROM) | $16 \mathrm{~K} \times 8$ bits (internal mask ROM) | $\quad 16 \mathrm{~K} \times 8$ bits (internal PROM, programming with general-purpose EPROM programmer) | $32 \mathrm{~K} \times 8$ bits (external ROM) |
| RAM size | $256 \times 8$ bits | $512 \times 8$ bits |  | $1 \mathrm{~K} \times 8$ bits |
| CPU functions | Number of instructions: 136 <br> Instruction bit length: 8 bits <br> Instruction length: 1 to 3 bytes <br> Data bit length: $1,8,16$ bits <br> Minimum execution time: $0.4 \mu \mathrm{~s} / 10 \mathrm{MHz}$ <br> Interrupt processing time: $3.6 \mu \mathrm{~s} / 10 \mathrm{MHz}$ |  |  |  |
| Ports | Input ports: <br> Output ports (N-ch open-drain): <br> I/O ports (N-ch open-drain): <br> Output ports (CMOS): <br> I/O ports (CMOS): <br> Total: |  | ```5 (4 ports also serve as peripherals) 8 8 (4 ports also serve as peripherals) 8(All also serve as bus control pins) 24 (All also serve as bus pins or peripherals) 5 3``` |  |
| 8-bit PWM timer | 8 -bit reload timer operation (toggled output capable, operating clock cycle: $0.4 \mu \mathrm{~s}$ to 3.3 ms ) 8 -bit resolution PWM operation (conversion cycle: $10 \mu \mathrm{~s}$ to 839 ms ) |  |  |  |

(Continued)
(Continued)

| Part number | MB89613R | MB89615R | MB89P625/W625*1 | MB89PV620*1 |
| :--- | :---: | :---: | :---: | :---: |
| Parameter |  |  |  |  |

*1: One-time PROM product/EPROM product, and piggyback/evaluation product are applicable to the MB89620 series.
*2: Varies with conditions such as the operating frequency (See section "■ Electrical Characteristics.") In the case of the MB89PV620, the voltage varies with the restrictions the ICE or EPROM for use.

- PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89613R <br> MB89615R | MB89P625 | MB89W625 | MB89PV620 |
| :--- | :---: | :---: | :---: | :---: |
| DIP-64P-M01 | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times$ |
| DIP-64C-A06 | $\times$ | $\times$ | $\times^{*}$ | $\times$ |
| FPT-64P-M03 | $\bigcirc$ | $\bigcirc$ | $\times$ | $\times^{*}$ |
| FPT64P-M06 | $\bigcirc$ | $\bigcirc$ | $\times{ }^{*}$ | $\times$ |
| FPT-64P-M09 | $\bigcirc$ | $\times$ | $\times$ | $\times{ }^{*}$ |
| MDP-64C-P02 | $\times$ | $\times$ |  | $\bigcirc$ |
| MQF-64C-P01 | $\times$ |  |  | $\bigcirc$ |

[^0]* : Lead pitch converter sockets (manufacturer: Sun Hayato Co., Ltd.) are available. 64SD-64SQF-8L: For conversion from DIP-64P-M01 or DIP-64C-A06 to FPT-64P-M03 64SD-64QF2-8L: For conversion from DIP-64P-M01 or DIP-64C-A06 to FPT-64P-M09 Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760
Notes: • For more information about each package, see section "■ Package Dimensions."
- One-time PROM product/EPROM product, and piggyback/evaluation product are applicable to the MB89620 series.


## DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89613R, the upper half of the register bank cannot be used.
- The stack area, etc., is set at the upper limit of the RAM.
- External area is used.


## 2. Current Consumption

- In the case of the MB89PV620, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than a product with a mask ROM.
- However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics."


## 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.
Before using options check section "■ Mask Options."
Take particular care on the following points:

- Pull-up resistor cannot be set for P40 to P47 on the MB89P625 and MB89W625.
- Options are fixed on the MB89PV620.


## 4. Differences between the MB89610 and MB89610R Series

- Memory access area

Memory access area of both the MB89615 and MB89615R is the same.
The access area of the MB89613 is different from that of the MB89613R when using in external bus mode. See below.

| Address | Memory area |  |
| :---: | :---: | :---: |
|  | MB89613 | MB89613R |
| 0000н to 007F | I/O area | I/O area |
| 0080 to 017F ${ }^{\text {\% }}$ | RAM area | RAM area |
| 0180 to 027F ${ }^{\text {\% }}$ | External area | Access prohibited |
| 0280 н to BFFF ${ }_{\text {H }}$ |  | External area |
| C000 ${ }_{\text {to }} \mathrm{DFFF}_{\mathrm{H}}$ |  | Access prohibited |
|  | ROM area | ROM area |

- Other specifications

Both the MB89610 and MB89610R is the same.

- Electrical specifications/electrical characteristics

Electrical specifications of the MB89610R series are the same with that of the MB89610 series. For electrical characteristics, refer to the MB89620R series data sheet.

## ■ CORRESPONDENCE BETWEENTHE MB89610 AND MB89610R SERIES

- The MB89610R series is the reduction version of the MB89610 series.
- The MB89610 and MB89610R series consist of the following products:

| MB89610 series | MB89613 | MB89615 |
| :--- | :--- | :--- |
| MB89610R series | MB89613R | MB89615R |

PIN ASSIGNMENT


(FPT-64P-M06)

PIN DESCRIPTION

| Pin no. |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SH-DIP } \text { MDIP }^{1+} \text {, } \end{aligned}$ | $\begin{aligned} & \text { QFP1 }^{3 / 3} \\ & \text { MQFP }^{4} \end{aligned}$ | $\begin{aligned} & \text { SQFP'5 } \\ & \text { QFP2 }^{66} \end{aligned}$ |  |  |  |
| 30 | 23 | 22 | X0 | A | Crystal oscillator pins |
| 31 | 24 | 23 | X1 |  |  |
| 28 | 21 | 20 | MOD0 | B | Operating mode selection pins Connected directly to Vcc or Vss. |
| 29 | 22 | 21 | MOD1 |  |  |
| 27 | 20 | 19 | $\overline{\mathrm{RST}}$ | C | Reset I/O pin <br> This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L". |
| 56 to 49 | 49 to 42 | 48 to 41 | $\begin{aligned} & \text { P00/AD0 to } \\ & \text { P07/AD7 } \end{aligned}$ | D | General-purpose I/O ports <br> When an external bus is used, these ports function as multiplex pins of lower addresses output and data I/O. |
| 48 to 41 | 41 to 34 | 40 to 33 | $\begin{aligned} & \text { P10/A08 to } \\ & \text { P17/A15 } \end{aligned}$ | D | General-purpose I/O ports <br> When an external bus is used, these ports function as upper addresses output. |
| 40 | 33 | 32 | P20/BUFC | F | General-purpose output-only port When an external bus is used, this port can also be used as a buffer control output by setting of BCTR. |
| 39 | 32 | 31 | P21/ $\overline{\text { HAK }}$ | F | General-purpose output-only port When an external bus is used, this port can also be used as a hold acknowledge output by setting of BCTR. |
| 38 | 31 | 30 | P22/HRQ | D | General-purpose output-only port When an external bus is used, this port can also be used as a hold request input by setting of BCTR. |
| 37 | 30 | 29 | P23/RDY | D | General-purpose output-only port When an external bus is used, this port functions as a ready input. |
| 36 | 29 | 28 | P24/CLK | F | General-purpose output-only port When an external bus is used, this port functions as a clock output. |
| 35 | 28 | 27 | $\mathrm{P} 25 / \overline{\mathrm{WR}}$ | F | General-purpose output-only port When an external bus is used, this port functions as a write signal output. |
| 34 | 27 | 26 | P26/ $\overline{\mathrm{RD}}$ | F | General-purpose output-only port When an external bus is used, this port functions as a read signal output. |
| 33 | 26 | 25 | P27/ALE | F | General-purpose output-only port When an external bus is used, this port functions as an address latch signal output. |

[^1](Continued)
(Continued)

| Pin no. |  |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SH-DIP'1, } \\ & \text { MDIP' } \end{aligned}$ | $\begin{gathered} \text { QFP1 }{ }^{* 3} \\ \text { MQFP }^{4} \end{gathered}$ | $\begin{aligned} & \text { SQFP'5 } \\ & \text { QFP2 }^{66} \end{aligned}$ |  |  |  |
| 58 | 51 | 50 | P30 | E | General-purpose I/O port This port is a hysteresis input type. |
| 59 | 52 | 51 | P31/SCK1 | E | General-purpose I/O port <br> Also serves as the clock I/O for the 8-bit serial I/O 1. <br> This port is a hysteresis input type. |
| 60 | 53 | 52 | P32/SO1 | E | General-purpose I/O port <br> Also serves as the data output for the 8 -bit serial I/O 1. <br> This port is a hysteresis input type. |
| 61 | 54 | 53 | P33/SI1 | E | General-purpose I/O port <br> Also serves as the data input for the 8 -bit serial I/O 1. <br> This port is a hysteresis input type. |
| 62 | 55 | 54 | P34/EC | E | General-purpose I/O port Also serves as the external clock input for the 16-bit timer/counter. This port is a hysteresis input type. |
| 63 | 56 | 55 | P35/PWC | E | General-purpose I/O port Also serves as the measured pulse input for the 8 -bit pulse width count timer. This port is a hysteresis input type. |
| 1 | 58 | 57 | P36/WTO | E | General-purpose I/O port <br> Also serves as the toggle output for the 8 -bit pulse width count timer. This port is a hysteresis input type. |
| 2 | 59 | 58 | P37/PTO | E | General-purpose I/O port <br> Also serves as the toggle output for the 8 -bit PWM timer. This port is a hysteresis input type. |
| 3 to 6 | 60 to 63 | 59 to 62 | P40 to P43 | G | N-ch open-drain I/O ports This port is a hysteresis input type. |
| 7 | 64 | 63 | P44/BZ | G | N-ch open-drain I/O port Also serves as the buzzer output. This port is a hysteresis input type. |
| 8 | 1 | 64 | P45/SCK2 | G | N-ch open-drain I/O port <br> Also serves as the clock I/O for the 8-bit serial I/O 2. <br> This port is a hysteresis input type. |
| 9 | 2 | 1 | P46/SO2 | G | N-ch open-drain I/O port <br> Also serves as the data output for the 8-bit serial I/O 2. <br> This port is a hysteresis input type. |
| 10 | 3 | 2 | P47/SI2 | G | N-ch open-drain I/O port Also serves as the data input for the 8-bit serial I/O 2. This port is a hysteresis input type. |
| 11 to 18 | 4 to 11 | 3 to 10 | P50 to P57 | H | N-ch open-drain output-only ports |

*1: DIP-64P-M01, DIP-64C-A06
*2: MDP-64C-P02
*3: FPT-64P-M06
*4: MQP-64C-P01
*5: FPT-64P-M03
*6: FPT64P-M09
(Continued)
(Continued)

| Pin no. |  |  | Pin name | Circuit <br> type | Function |
| :---: | :---: | :---: | :--- | :---: | :--- |
| SH-DIP <br> MDIP $^{* 2}$ | QFP1 <br> MQFP $^{* 4}$ | SQFP <br> QFP2 |  |  |  |
| 22 to 25 | 15 to 18 | 14 to 17 | P60/INT0 to <br> P63/INT3 | I | General-purpose input-only ports <br> Also serve as external interrupt input. This port is a <br> hysteresis input type. |
| 26 | 19 | 18 | P64 | I | General-purpose input-only ports <br> This port is a hysteresis input type. |
| 19,64 | 12,57 | 11,56 | Vcc | - | Power supply pin |
| 21,32, <br> 57 | 14,25, <br> 50 | 13,24, <br> 49 | Vss | - | Power supply (GND) pin |
| 20 | 13 | 12 | N.C. | - | Internally connected pin <br> Be sure to leave it open. |

*1: DIP-64P-M01, DIP-64C-A06
*2: MDP-64C-P02
*3: FPT-64P-M06
*4: MQP-64C-P01
*5: FPT-64P-M03
*6: FPT64P-M09

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - At oscillation feedback resistor of approximately $1 \mathrm{M} \Omega / 5.0 \mathrm{~V}$ |
| B | $\square \bigcirc$ |  |
| C |  | - At oscillation feedback resistor of approximately $50 \mathrm{k} \Omega / 5.0 \mathrm{~V}$ <br> - CMOS hysteresis input |
| D |  | - CMOS output <br> - CMOS input <br> - Pull-up resistor optional (except P22 and P23) |
| E |  | - CMOS output <br> - Hysteresis input <br> - Pull-up resistor optional |
| F |  | - CMOS output |

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| G |  | - N-ch open-drain output <br> - Hysteresis input <br> - Pull-up resistor optional |
| H |  | - N -ch open-drain output <br> - Pull-up resistor optional |
| I |  | - Hysteresis input <br> - Pull-up resistor optional |

## - HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than $V_{s s}$ is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.
Also, take care to prevent the analog power supply ( AV Vc and AVR ) and analog input from exceeding the digital power supply $\left(\mathrm{V}_{c c}\right)$ when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with $A / D$ and $D / A$ Converters

Connect to be $\mathrm{AV} \mathrm{cc}=\mathrm{DAVC}=\mathrm{Vcc}$ and $\mathrm{AV} \mathrm{ss}=\mathrm{AVR}=\mathrm{V}_{\mathrm{ss}}$ even if the $\mathrm{A} / \mathrm{D}$ and $\mathrm{D} / \mathrm{A}$ converters are not in use .

## 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

## 5. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V cc ripple fluctuations ( $\mathrm{P}-\mathrm{P}$ value) will be less than $10 \%$ of the standard Vcc value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

## BLOCK DIAGRAM



## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89610 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89610 series is structured as illustrated below.

## Memory Space



[^2]
## 2. Registers

The $\mathrm{F}^{2} \mathrm{MC}-8 \mathrm{~L}$ family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating instruction storage positions
Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX):
A 16-bit register for index modification
Extra pointer (EP):
A 16-bit pointer for indicating a memory address
Stack pointer (SP):
A 16-bit register for indicating a stack area
Program status (PS):
A 16-bit register for storing a register pointer, a condition code


The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## Structure of the Program Status Register



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is allowed when this flag is set to 1 . Interrupt is prohibited when the flag is set to 0 . Set to 0 when reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-Iow |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 |  |  |
| 1 | 0 | 2 |  |
| 1 | 1 | 3 |  |

N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0 .
Z-flag: Set when an arithmetic operation results in 0 . Cleared otherwise.
V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.

C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

## MB89610R Series

The following general-purpose registers are provided:
General-purpose registers: An 8-bit register for storing data
The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89610. In the MB89613, there are 16 banks in internal RAM. The remaining 16 banks can be extended externally by allocating an external RAM to addresses 0180 H to 01 FF using an external circuit. The bank currently being in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size. Up to a total of 32 banks can be used on other than the MB89615.

## Register Bank Configuration

This address $=0100 \mathrm{H}+8 \times(\mathrm{RP})$


| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | DDR1 | Port 1 data direction register |
| 04н | (R/W) | PDR2 | Port 2 data register |
| 05 | (R/W) | BCTR | External bus control register |
| 06\% |  |  | Vacancy |
| 07 |  |  | Vacancy |
| 08н | (R/W) | STBC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog timer control register |
| ОАн | (R/W) | TBTC | Time-base timer control register |
| OBH |  |  | Vacancy |
| ОСн | (R/W) | PDR3 | Port 3 data register |
| ODH | (W) | DDR3 | Port 3 data direction register |
| ОЕн | (R/W) | PDR4 | Port 4 data register |
| OFH | (R/W) | BZCR | Buzzer register |
| 10H | (R/W) | PDR5 | Port 5 data register |
| 11H | (R) | PDR6 | Port 6 data register |
| 12H | (R/W) | CNTR | PWM control register |
| 13н | (W) | COMR | PWM compare register |
| 14 H | (R/W) | PCR1 | PWC pulse width control register 1 |
| 15 H | (R/W) | PCR2 | PWC pulse width control register 2 |
| 16 H | (R/W) | RLBR | PWM reload buffer register |
| 17 H |  |  | Vacancy |
| 18н | (R/W) | TMCR | 16-bit timer control register |
| 19н | (R/W) | TCHR | 16-bit timer count resister (H) |
| $1 \mathrm{AH}^{\text {}}$ | (R/W) | TCLR | 16-bit timer count register (L) |
| 1 BH |  |  | Vacancy |
| $1 \mathrm{CH}_{\mathrm{H}}$ | (R/W) | SMR1 | Serial I/O 1 mode register |
| 1D | (R/W) | SDR1 | Serial I/O 1 data register |
| $1 \mathrm{E}_{\mathrm{H}}$ | (R/W) | SMR2 | Serial I/O 2 mode register |
| 1F\% | (R/W) | SDR2 | Serial I/O 2 data register |

(Continued)

## MB89610R Series

(Continued)

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 20 to 23H | Vacancy |  |  |
| 21H | (R/W) | EIC1 | External interrupt control register 1 |
| 25 H | (R/W) | EIC2 | External interrupt control register 2 |
| 26н to 7Bн | Vacancy |  |  |
| 7С ${ }_{\text {H }}$ | (W) | ILR1 | Interrupt level setting register 1 |
| 7D | (W) | ILR2 | Interrupt level setting register 2 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 |
| 7F |  |  | Vacancy |

Note: Do not use vacancies.

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Rating

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc | Vss -0.3 | Vss +7.0 | V |  |
| Input voltage | VI | Vss -0.3 | $\mathrm{Vcc}+0.3$ | V | Except P40 to P47* |
|  | $\mathrm{V}_{12}$ | Vss - 0.3 | Vss +7.0 | V | P40 to P47 |
| Output voltage | Vo | Vss -0.3 | $\mathrm{Vcc}+0.3$ | V | Except P40 to P47* |
|  | Vo2 | Vss -0.3 | V ss +7.0 | V | P40 to P47 |
| "L" level maximum output current | lot | - | 20 | mA |  |
| "L" level average output current | lolav | - | 4 | mA | Average value (operating current $\times$ operating rate) |
| "L" level total maximum output current | Elo | - | 100 | mA |  |
| "L" level total average output current | Elolav | - | 40 | mA | Average value (operating current $\times$ operating rate) |
| "H" level maximum output current | Іон | - | -20 | mA |  |
| "H" level average output current | lohav | - | -4 | mA | Average value (operating current $\times$ operating rate) |
| "H" level total maximum output current | Гloh | - | -50 | mA |  |
| "H" level total average output current | Elohav | - | -20 | mA | Average value (operating current $\times$ operating rate) |
| Power consumption | Po | - | 300 | mW |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

* $: V_{ı}$ and V o must not exceed $\mathrm{V} c \mathrm{c}+0.3 \mathrm{~V}$.

Precautions:Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 2. Recommended Operating Conditions

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | V cc | 2.2* | 6.0* | V | Normal operation assurance range* MB89613R/615R |
|  |  | 1.5 | 6.0 | V | Retains the RAM state in stop mode |
| Operating temperature | $\mathrm{T}_{\text {A }}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

*: These values vary with the operating frequency. See Figure 1.


Note: The shaded area is assured only for the MB89613R/615R.

Figure 1 Operating Voltage vs. Clock Operating Frequency
Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of $4 / \mathrm{Fc}$.

## 3. DC Characteristics

$\left(\mathrm{Vcc}=+5.0 \mathrm{~V}, \mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level input voltage | $\mathrm{V}_{\mathbf{H}}$ | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P22, P23 } \end{aligned}$ | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | VIнs | RST, MODO, MOD1, P30 to P37, P60 to P64 | - | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | VIH2 | P40 to P47 | - | 0.8 Vcc | - | Vss +6.0 | V |  |
| "L" level input voltage | VIL | P00 to P07, P10 to P17, P22 to P23 | - | Vss - 0.3 | - | 0.3 Vcc | V |  |
|  | Vııs | RST, <br> MODO, MOD1, <br> P30 to P37, <br> P40 to P47, <br> P60 to P64 | - | Vss - 0.3 | - | 0.2 Vcc | V |  |
| Open-drain output pin application voltage | Vo | P50 to P57 | - | Vss - 0.3 | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | V D 2 | P40 to P47 | - | Vss - 0.3 | - | Vss +6.0 | V |  |
| " H " level output voltage | Vor | P00 to P07, P10 to P17, P20 to P27, P30 to P37 | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 4.0 | - | - | V |  |
| "L" level output voltage | Vol | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57 | $\mathrm{loL}=+4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | Vol2 | $\overline{\mathrm{RST}}$ |  | - | - | 0.4 | V |  |
| Input leakage current (Hi-z output leakage current) | Lıı1 | P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, MODO, MOD1 | $0.0 \mathrm{~V}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{cc}}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pull-up resistor |
| Pull-up resistance | Rpull | P00 to P07, <br> P10 to P17, <br> P30 to P37, <br> P40 to P47, <br> P50 to P57, <br> P60 to P64, <br> RST | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | $\mathrm{k} \Omega$ |  |

(Continued)

## MB89610R Series

(Continued)

| Parameter | Symbol | Pin | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Power supply voltage* ${ }^{*}$ | Icc | Vcc | $\begin{aligned} & \hline \mathrm{Fc}=10 \mathrm{MHz} \\ & \mathrm{tinst}^{2}=0.4 \mu \mathrm{~s} \end{aligned}$ <br> Normal operation mode | - | 9 | 15 | mA | MB89613R/615R |
|  | Icos |  | $\begin{aligned} & \mathrm{Fc}=10 \mathrm{MHz} \\ & \mathrm{tinst}^{2}=0.4 \mu \mathrm{~s} \\ & \text { Sleep mode } \end{aligned}$ | - | 3 | 4 | mA |  |
|  | Ісch |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ <br> Stop mode | - | - | 1 | $\mu \mathrm{A}$ |  |
| Input capacitance | Cin | Other than Vcc and Vss | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

*1: In the case of the MB89PV620, the current consumed by the connected EPROM and ICE is not included. The power supply current is measured at the external clock.
*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

## 3. AC Characteristics

(1) Reset Timing

| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| $\overline{\text { RST "L" pulse width }}$ | tzızH | - | 16 txcyı* | - | ns |  |

*: txcyL is the oscillation cycle $(1 / \mathrm{Fc})$ to input to the X0 pin.


## (2) Power-on Reset

| $\left(\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{~V}\right.$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | tr | - | - | 50 | ms | Power-on reset function only |
| Power supply cut-off time | toff |  | 1 | - | ms | Due to repeated operation |

Note: Make sure that power supply rises within the selected oscillation stabilization time.
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.

(3) Clock Timing

| Parameter | Symbol |  | Condition | $\left(\mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Pin |  | Value |  | Unit | Remarks |
|  |  |  |  | Min. | Max. |  |  |
| Clock frequency | Fc | X0, X1 | - | 1 | 10 | MHz |  |
| Clock cycle time | txcyL | X0, X1 | - | 100 | 1000 | ns |  |
| Input clock pulse width | $\begin{aligned} & \hline \mathrm{P}_{\mathrm{wH}} \\ & \mathrm{PwL}^{2} \end{aligned}$ | X0 | - | 20 | - | ns | External clock |
| Input clock rising/falling time | $\begin{aligned} & \text { tcr } \\ & \text { tcF } \end{aligned}$ | X0 | - | - | 10 | ns | External clock |

## X0 and X1 Timing and Conditions



## Clock Conditions


(4) Instruction Cycle

| Parameter | Symbol | Value (typical) | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: |
| Instruction cycle <br> (minimum execution time) | tinst | $4 / \mathrm{Fc}_{\mathrm{c}}$ | $\mu \mathrm{s}$ | tinst $=0.4 \mu \mathrm{~s}$ when operating at <br> $\mathrm{Fc}_{\mathrm{c}}=10 \mathrm{MHz}$ |

(5) Clock Output Timing

| Parameter | Symbol | Pin | Condition | Values |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Cycle time | tcre | CLK | - | 200 | - | ns | $\mathrm{txcyc} \times 2$ at 10 MHz oscillation |
| CLK $\uparrow \rightarrow$ CLK $\downarrow$ | tchcl |  |  | 30 | 100 | ns | Approx. tcyc/2 at 10 MHz oscillation |



## MB89610R Series

(6) Bus Read Timing

| Parameter |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Pin | Condition | Value |  | Unit | Remarks |
|  |  |  |  | Min. | Max. |  |  |
| Valid address $\rightarrow \overline{\mathrm{RD}} \downarrow$ time | tavrL | $\overline{\mathrm{RD}}, \mathrm{A} 15$ to 08 AD7 to 0 | - | 1/4 tinst - 64 ns | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}}$ pulse width | trLRH | $\overline{\mathrm{RD}}$ |  | 1/2 tinst - 20 ns | - | $\mu \mathrm{s}$ |  |
| Valid address $\rightarrow$ read data time | tavdv | AD7 to 0 , A15 to 08 |  | - | 1/2 tinst | $\mu \mathrm{S}$ | No wait |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ read data time | trldv | RD, AD7 to 0 |  | - | $1 / 2$ tinst -80 ns | $\mu \mathrm{s}$ | No wait |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ data hold time | trhdx | AD7 to 0, $\overline{\mathrm{RD}}$ |  | 0 | - | ns |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ ALE $\uparrow$ time | trhle | $\overline{\mathrm{RD}}$, ALE |  | $1 / 4$ tinst -40 ns | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}} \uparrow \rightarrow$ address invalid time | trhax | $\overline{\mathrm{RD}}, \mathrm{A} 15$ to 08 |  | $1 / 4$ tinst ${ }^{*} 40 \mathrm{~ns}$ | - | $\mu \mathrm{s}$ |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow$ CLK $\uparrow$ time | trLCH | $\overline{R D}$, CLK |  | $1 / 4$ tinst - 40 ns | - | $\mu \mathrm{s}$ |  |
| CLK $\downarrow \rightarrow \overline{\mathrm{RD}} \uparrow$ time | tclrh |  |  | 0 | - | ns |  |
| $\overline{\mathrm{RD}} \downarrow \rightarrow \mathrm{BUFC} \downarrow$ time | trlbl | $\overline{\text { RD, BUFC }}$ |  | -5 | - | $\mu \mathrm{s}$ |  |
| BUFC $\uparrow \rightarrow$ valid address time | tbhav | $\begin{aligned} & \text { A15 to 08, } \\ & \text { AD7 to 0, BUFC } \end{aligned}$ |  | 5 | - | $\mu \mathrm{S}$ |  |

* : For information on tinst, see "(4), Instruction Cycle."



## (7) Bus Write Timing

*1: For information on tinst, see "(4) Instruction Cycle."
*2: These characteristics are also applicable to the bus read timing.

(8) Ready Input Timing

| Parameter |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Pin | Condition | Values |  | Unit | Remarks |
|  |  |  |  | Min. | Max. |  |  |
| RDY valid $\rightarrow$ CLK $\uparrow$ time | trven | RDY, CLK | - | 60 | - | ns | * |
| CLK $\uparrow \rightarrow$ RDY invalid time | tchyx |  |  | 0 | - | ns | * |

*: These characteristics are also applicable to the read cycle.


Note: The bus cycle is also extended in the read cycle in the same manner.
(9) Serial I/O Timing

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | SCK1, SCK2 | Internal shift clock mode | 2 tinst* | - | $\mu \mathrm{S}$ |  |
| $\begin{aligned} & \text { SCK1 } \downarrow \rightarrow \text { SO1 time } \\ & \text { SCK2 } \downarrow \rightarrow \text { SO2 time } \end{aligned}$ | tsıov | $\begin{aligned} & \text { SCK1, SO1 } \\ & \text { SCK2, SO2 } \end{aligned}$ |  | -200 | 200 | ns |  |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time | tshix | $\begin{aligned} & \text { SCK1, SI1 } \\ & \text { SCK2, SI2 } \end{aligned}$ |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| $\begin{aligned} & \text { Valid SI1 } \rightarrow \text { SCK1 } \uparrow \\ & \text { Valid SI2 } \rightarrow \text { SCK2 } \uparrow \end{aligned}$ | tivsH | $\begin{aligned} & \text { SI1, SCK1 } \\ & \text { SI2, SCK2 } \end{aligned}$ |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{S}$ |  |
| Serial clock "H" pulse width | tshsL | SCK1, SCK2 | External shift clock mode | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| Serial clock "L" pulse width | tstsh |  |  | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK $\downarrow \rightarrow$ SO1 time SCK2 $\downarrow \rightarrow$ SO2 time | tsıov | $\begin{aligned} & \text { SCK1, SO1 } \\ & \text { SCK2, SO2 } \end{aligned}$ |  | 0 | 200 | ns |  |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time | tshix | $\begin{array}{\|l} \text { SCK1, SI1 } \\ \text { SCK2, SI2 } \end{array}$ |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| $\begin{aligned} & \text { Valid SI1 } \rightarrow \text { SCK1 } \uparrow \\ & \text { Valid SI2 } \rightarrow \text { SCK2 } \uparrow \end{aligned}$ | tivsh | $\begin{aligned} & \text { SI1, SCK1 } \\ & \text { SI2, SCK2 } \end{aligned}$ |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{S}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."

Internal Shift Clock Mode


External Shift Clock Mode


## (10) Peripheral Input Timing

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Peripheral input " H " level pulse width 1 | tııн1 | PWC, EC, <br> INT0 to INT3 | - | 2 tins** | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" level pulse width 2 | thHLI |  |  | 2 tins** | - | $\mu \mathrm{s}$ |  |

* : For information on tinst, see "(4) Instruction Cycle."


EXAMPLE CHARACTERISTICS

## (1) "L" Level Output Voltage


(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)

(2) "H" Level Output Voltage

(4) "H" level Input Voltage/"L" Level Input Voltage (Hysteresis Input)


Vıнs: Threshold when input voltage in hysteresis characteristics is set to " H " level
Vııs: Threshold when input voltage in hysteresis characteristics is set to "L" level
(5) Power Supply Current (External Clock)


(6) Pull-up Resistance


## INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol |  |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator $\mathrm{A} \mathrm{(8} \mathrm{bits)}$ |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)
(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, i=0 to 7 ) |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $(\times)$ | Indicates that the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $((\times))$ | The address indicated by the contents of $\times$ is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
| :--- | :--- |
| $\sim$ | Number of instructions |
| \#: | Number of bytes |
| Operation: | Operation of an instruction |
| TL, TH, AH: | A content change when each of the TL, TH, and AH instructions is executed. Symbols in <br> the column indicate the following: |

- "-" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH immediately before the instruction is executed.
- 00 becomes 00 .
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}: \quad$ An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:

Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.

## MB89610R Series

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | N Z V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $($ dir $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) +off $) \leftarrow(A)$ | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 61 |
| MOV @EP,A | 3 | 1 | $($ (EP) ) $\leftarrow(A)$ | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow \mathrm{d} 8$ | AL | - | - | + + | 04 |
| MOV A,dir | 3 | 2 | (A) $\leftarrow$ (dir) | AL | - | - | + + - - | 05 |
| MOV A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow\left(\begin{array}{l}(\mathrm{X}) \\ \text { +off })\end{array}\right.$ | AL | - | - | + + | 06 |
| MOV A,ext | 4 | 3 | $(\mathrm{A}) \leftarrow(\mathrm{ext})$ | AL | - | - | + | 60 |
| MOV A,@A | 3 | 1 | $(\mathrm{A}) \leftarrow\left(\begin{array}{l}\text { ( }) ~\end{array}\right)$ | AL | - | - | + + - - | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP})$ ) | AL | - | - | + + - - | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + + - - | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | $(\mathrm{dir}) \leftarrow \mathrm{d} 8$ | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | ( (EP) ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & (\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $(\mathrm{ext}) \leftarrow(\mathrm{AH}),(\mathrm{ext}+1) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- | D7 |
| MOVW EP,A | 2 | 1 | $(E P) \leftarrow(A)$ | - | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(\mathrm{A}) \leftarrow \mathrm{d} 16$ | AL | AH | dH | + + - - | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow$ (dir), $(\mathrm{AL}) \leftarrow($ dir + 1$)$ | AL | AH | dH | + + - - | C5 |
| MOVW A,@IX +off | 5 | 2 | $\begin{aligned} & (\mathrm{AH}) \leftarrow((\mathrm{IX})+\mathrm{off}), \\ & (\mathrm{AL}) \leftarrow((\mathrm{IX})+\text { off }+1) \end{aligned}$ | AL | AH | dH | + + - - | C6 |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow(\mathrm{ext}),(\mathrm{AL}) \leftarrow(\mathrm{ext}+1)$ | AL | AH | dH | + + - | C4 |
| MOVW A,@A | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{A})),(\mathrm{AL}) \leftarrow((\mathrm{A}) \mathrm{)}+1)$ | AL | AH | dH | + + | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP})),(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + + | C7 |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 | 1 | $($ (A) ) $\leftarrow(\mathrm{T})$ | - | - | - | ---- | 82 |
| MOVW @A,T | 4 | 1 | $((\mathrm{A})) \leftarrow(\mathrm{TH}),((\mathrm{A})+1) \leftarrow(\mathrm{TL})$ | - | - | - | ---- | 83 |
| MOVW IX,\#d16 | 3 | 3 | $(\mathrm{IX}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E6 |
| MOVW A,PS | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PS})$ | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow(\mathrm{A})$ | - | - | - | + + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - | --- - | E5 |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir): $\mathrm{b} \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: $b$ | 4 | 2 | (dir) $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A, T | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A, T | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | (A) $\leftrightarrow(\mathrm{EP})$ | - | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | (A) $\leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 |  | $(\mathrm{A}) \leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- | F0 |

Notes: • During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)

Table 3 Arithmetic Operation Instructions ( 62 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | N CVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(A) \leftarrow(A)+(R i)+C$ | - | - | - | + + + + | 28 to 2 F |
| ADDC A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+\mathrm{d} 8+\mathrm{C}$ | - | - | - | + + + + | 24 |
| ADDC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{X})+$ off $)+\mathrm{C}$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{EP})+\mathrm{C}$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{T})+\mathrm{C}$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(A L) \leftarrow(A L)+(T L)+C$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(A) \leftarrow(A)-(R i)-C$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-\mathrm{d} 8-\mathrm{C}$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(A) \leftarrow(A)-($ dir $)-C$ | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (IX) + off $)-\mathrm{C}$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-((\mathrm{EP}))-\mathrm{C}$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T})-(\mathrm{A})-\mathrm{C}$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{TL})-(\mathrm{AL})-\mathrm{C}$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + | C8 to CF |
| INCW EP | 3 | 1 | $(E P) \leftarrow(E P)+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | ---- | C2 |
| INCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+1$ | - | - | dH | + + | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | + + | D8 to DF |
| DECW EP | 3 | 1 | $(E P) \leftarrow(E P)-1$ | - | - | - | ---- | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | - | ---- | D2 |
| DECW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-1$ | - | - | dH | + + | D0 |
| MULU A | 19 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \times(\mathrm{TL})$ | - | - | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | - - | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \vee(\mathrm{T})$ | - | - | dH | + + R - | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | (TL) - (AL) | - | - | - | + + + + | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\rightarrow \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | + + - + | 03 |
| ROLC A | 2 | 1 | $\mathrm{C} \leftarrow \mathrm{A} \leftarrow$ | - | - | - | + + - | 02 |
| CMP A,\#d8 | 2 | 2 | (A) - d8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) $-($ (EP) $)$ | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | + + + + | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | _ | + + R - | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | + + R - | 54 |
| XOR A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall$ (dir) | - | - | - | + + R - | 55 |
| XOR A, @EP | 3 |  | $(\mathrm{A}) \leftarrow(\mathrm{ALL}) \forall((\mathrm{EP}))$ | - | - | - | + + R - | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+$ off $)$ | - | - | - | + + R - | 56 |
| XOR A, Ri | 3 |  | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | + + R - | 58 to 5 F |
| AND A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | + + R - | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d} 8$ | - | - | - | + + R - | 64 |
| AND A, dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ dir $)$ | - | - | - | + + R - | 65 |

(Continued)

## MB89610R Series

(Continued)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZ V C | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(A) \leftarrow(A L) \vee(T L)$ | - | - | - | + + $\mathrm{R}-$ | 72 |
| OR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee \mathrm{d} 8$ | - | - | - | + + R - | 74 |
| OR A,dir | 3 | 2 | $(A) \leftarrow(A L) \vee($ dir $)$ | - | - | - | + + R - | 75 |
| OR A, @EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((E P))$ | - | - | - | + + R - | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+\mathrm{off})$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | - | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) + off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + + + + | 98 to 9F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | ---- | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | ~ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $Z=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{rel}$ | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}$ + rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $\mathrm{V} \forall \mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b) $=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) = 1 then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow \mathrm{ext}$ | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - |  | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | ---- | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZVC | OP code |
| :--- | ---: | ---: | :--- | :--- | :--- | :--- | :--- | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | ---- | 50 |
| PUSHW IX | 4 | 1 |  | - | - | - | ---- | 41 |
| POPW IX | 4 | 1 |  | - | - | - | ---- | 51 |
| NOP | 1 | 1 |  | - | - | ---- | 00 |  |
| CLRC | 1 | 1 |  | - | - | $---R$ | 81 |  |
| SETC | 1 | 1 |  | - | - | - | $---S$ | 91 |
| CLRI | 1 | 1 |  | - | - | - | ---- | 80 |
| SETI | 1 | 1 |  | - | - | - | ---- | 90 |

INSTRUCTION MAP

| 山 | $\begin{aligned} & 0 \\ & 3 \\ & 30 \\ & 0 \end{aligned}$ |  | $\sum_{\sum_{0}^{2}}^{\frac{x}{4}}$ |  |  |  |  |  |  | $\begin{aligned} & \mathrm{o} \\ & 0 \\ & \hline \mathrm{~m} \end{aligned}$ |  |  | $\sum_{\infty}^{\text {© }}$ |  |  | $\stackrel{\square}{\infty}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ш |  | $\sum_{0_{0}^{0}}^{\text {© }}$ |  | $\sum_{0_{2}^{2}}^{\substack{4 \\ 4}}$ | 该变 |  |  |  | 获 |  | 弪 |  |  | 热热 | 录 |  |
| － | $\begin{array}{\|c} {\underset{u}{u}}^{4} \\ \end{array}$ | $z_{3_{0}^{2}}^{8}$ |  | ${\underset{u}{u}}^{\frac{3}{4}}$ |  |  |  | 芜脳 | $\begin{aligned} & \text { 웆 } \\ & \text { 암 } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { t } \\ & \text { O } \\ & \text { U } \end{aligned}$ | $\begin{aligned} & \text { 旭 } \\ & 0 \stackrel{4}{0} \end{aligned}$ | $\begin{aligned} & \text { ®ơ } \\ & \text { O } \end{aligned}$ | $\begin{aligned} & \hat{x} \\ & \underset{\mathrm{O}}{\mathrm{O}} \end{aligned}$ |
| 0 | ${\underset{y}{3}}^{4}$ | $\sum_{i}^{0}$ | ${\underset{\underline{i n}}{\geq}}_{\underline{x}}$ | $\sum_{\underline{\text { en }}}^{\text {殅 }}$ |  | $\sum_{0^{0}}^{z^{*}}$ |  |  | $\begin{aligned} & \text { 우 } \\ & \underline{\underline{0}} \end{aligned}$ | $\begin{aligned} & \overline{\mathrm{x}} \\ & \underline{\underline{Z}} \end{aligned}$ |  | ${ }_{\underline{\sim}}^{\substack{\text { ¢ }}}$ | $\begin{aligned} & \text { t } \\ & \underset{\underline{\text { O}}}{ } \end{aligned}$ | ¢ ¢ ¢ ¢ |  | $\begin{aligned} & \hat{\mathrm{x}} \\ & \underline{\underline{0}} \end{aligned}$ |
| ¢ |  |  |  |  |  |  |  |  | $\begin{gathered} \text { 高 } \\ \text { 品 } \\ \text { 品 } \end{gathered}$ |  |  |  |  |  |  |  |
| « |  |  |  | ${\underset{\sim}{\underline{U}}}^{\frac{m}{\bar{\sigma}}}$ |  |  |  |  |  |  |  |  |  |  | $\underbrace{}_{\underline{\omega}}$ |  |
| $\infty$ | 尾 | U |  | $\sum_{0}^{2}$ | ¢ |  |  |  |  | $\sum_{i=1}^{\frac{0}{0}}$ |  |  | $\sum_{i}^{n}$ |  |  |  |
| $\infty$ | $\overline{\text { x }}$ |  |  |  | 宕 |  |  |  |  |  | ion |  |  |  |  |  |
| N |  | $\sum_{0_{0}^{2}}^{\substack{6 \\ \hline}}$ | \％ | ${\underset{\sim}{x}}_{\substack{\pi}}^{<}$ |  | 言 |  |  |  |  |  |  |  | ¢ |  | ¢ ¢ ¢ |
| $\bullet$ |  |  | $\sum^{<}$ | $\sum_{\sum_{<}^{4}}^{<}$ |  |  |  |  | $\sum_{i}^{\stackrel{\circ}{4}}$ |  | $\sum_{i}^{\stackrel{\pi}{4}}$ |  | $\sum_{i}^{\substack{t \\ \underbrace{2}}}$ | 完岂 | $\sum_{i}^{\stackrel{\circ}{<}}$ |  |
| 15 | $\begin{array}{\|c} 4 \\ 3 \\ \text { 릉 } \\ \hline \end{array}$ | ${\underset{0}{0}}_{\substack{\text { 룬 }}}$ | ${ }_{\text {¢ }}^{\substack{\text { ¢ }}}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\pm$ | $\begin{array}{\|l} 3_{\frac{3}{3}} \\ \frac{9}{3} \\ \frac{1}{3} \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\infty$ | $\underset{\text { \| }}{\underset{\sim}{x}}$ |  |  |  |  | $\begin{aligned} & 0^{\frac{2}{c}} \\ & \text { 䍐 } \end{aligned}$ |  |  |  |  |  | 花 |  |  |  | － |
| N | $\underset{\text { ¢ }}{\text { ¢ }}$ | $\sum_{\sum}^{\frac{\sum_{5}^{\circ}}{0}}$ | 『 | $\sum_{0}^{〔}$ | 亳䓜 | 伿壳 |  | $\begin{aligned} & \text { 苞 } \\ & \text { 苍 } \\ & \text { 完 } \end{aligned}$ | 䓜 | 俒 | 花花 | \|r |  | $0^{0}$ |  |  |
| － | $\frac{0}{3}$ | 3 | $\sum_{0}^{0}$ | $\sum_{0}^{2}$ |  | $\sum_{0}^{\frac{n}{2}}$ |  | $\sum_{\sum_{0}^{n}}^{\stackrel{\text { 㟒 }}{\text { ® }}}$ | $\sum_{\substack{0 \\ \frac{8}{4}}}^{\frac{8}{4}}$ | $\sum_{\substack{0 \\ \stackrel{\rightharpoonup}{x}}}^{\stackrel{\Gamma}{4}}$ | $\sum_{\substack{n}}^{\stackrel{y y}{\ll}}$ | $\sum_{0}^{\frac{0}{4}}$ | $\underset{\substack{0 \\ \sum_{0}^{4}}}{\text { d }}$ | $\sum_{0}^{\frac{1}{4} \text { 号 }}$ | $\sum_{0}^{\frac{0}{4} \times{ }^{\text {¢ }} \text {－}}$ | $\sum_{0}^{\substack{\text { ¢ }}}$ |
| 0 | 을 | $\sum_{\Sigma}^{\text {B }}$ | ${ }^{\text {O }}$ |  |  |  |  |  |  |  | ${\underset{\Sigma}{\text { on }}}_{\substack{\frac{\tilde{x}}{4}}}$ |  |  |  |  |  |
| د/ I | － | － | N | の | ＋ | $\sim$ | $\bullet$ | N | $\infty$ | $\square$ | ＜ | ■ | 0 | － | ш | แ |

MASK OPTIONS

| No. | Part number | $\begin{aligned} & \hline \text { MB89613R } \\ & \text { MB89615R } \end{aligned}$ | $\begin{aligned} & \hline \text { MB89P625 } \\ & \text { MB89W625 } \end{aligned}$ | MB89PV620 |
| :---: | :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking | Set with EPROM programmer | Setting not possible |
| 1 | Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P64 | Selectable per pin | Can be set per pin. (P40 to P47 are available only for without pull-up resistor.) | Fixed to without pull-up resistor |
| 2 | Power-on reset selection With power-on reset Without power-on reset | Selectable | Setting possible | Fixed to with power-on reset |
| 3 | $\begin{aligned} & \text { Oscillation stabilization time } \\ & \text { Selection } \\ & {\left[\begin{array}{l} \text { Crystal oscillator }\left(2^{18} / \mathrm{Fc}(\mathrm{~s})\right) \\ \text { Ceramic oscillator }\left(2^{14} / \mathrm{Fc}(\mathrm{~s})\right) \end{array}\right.} \end{aligned}$ | Selectable | Setting possible | Crystal oscillator $\left(2^{18} / \mathrm{Fc}(\mathrm{~s})\right)$ |
| 4 | Reset pin output With reset output Without reset output | Selectable | Setting possible | Fixed to with reset output |

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :--- |
| MB89613RP-SH | 64-pin Plastic SH-DIP <br> (DIP-64P-M01) |  |
| MB89615RP-SH | 64-pin Plastic QFP <br> MB89613RPF <br> MB89615RPF | 64-pin Plastic QFP <br> (FPT-64P-M09) |
| MB89613RPFM | Lead pitch: 1.0 mm |  |
| MB89615RPFM | 64-pin Plastic SQFP <br> (FPT-64P-M03) | Lead pitch: 0.65 mm |
| MB89613RPFV | Lead pitch: 0.5 mm |  |

## PACKAGE DIMENSIONS

## 64-pin Plastic SH-DIP (DIP-64P-M01)



© 1994 FUJITSU LIMITED D64001S-3C-4
Dimensions in mm (inches)

64-pin Plastic QFP
(FPT-64P-M06)


Details of "A" part


## MB89610R Series

## 64-pin Plastic QFP

(FPT-64P-M09)

© 1994 FIIIITSIL LIMTED F640188.-16.2
Dimensions in mm (inches)

64-pin Plastic SQFP
(FPT-64P-M03)


## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3753
Fax: (044) 754-3329
North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122
Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
\#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 2810770
Fax: (65) 2810220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.


[^0]:    $O$ : Available $\quad x$ :Not available

[^1]:    *1: DIP-64P-M01, DIP-64C-A06
    *4: MQP-64C-P01
    *2: MDP-64C-P02
    *5: FPT-64P-M03
    *3: FPT-64P-M06
    *6: FPT64P-M09

[^2]:    *1: The ROM area is an external area depending on the mode.
    *2: Access to this area is prohibited in external bus mode.

