# 8-bit Proprietary Microcontroller

### CMOS

# F<sup>2</sup>MC-8L MB89610R Series

# MB89613R/615R

### DESCRIPTION

MB89610R series has been developed as a general-purpose version of the F<sup>2</sup>MC\*-8L family of proprietary 8-bit, single-chip microcontrollers.

In addition to the F<sup>2</sup>MC-8L CPU core which can operate at low voltage but at high speed, the microcontrollers contain peripheral resources such as timers, serial interfaces, and an external interrupt.

The MB89610R series is applicable to a wide range of application from welfare products to industrial equipment, including portable devices.

\*: F<sup>2</sup>MC stands for FUJITSU Flexible Microcontroller.


### FEATURES

- Various package options Three types of QFP packages (0.5-mm, 0.65-mm, 1-mm pitch) SDIP package
- High-speed processing at low voltages Minimum execution time: 0.4  $\mu s/3.5$  V and 0.8  $\mu s/2.7$  V
- F<sup>2</sup>MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and dividion instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.





#### (Continued)

- Four types of timers
  8-bit PWM timer (also usable a reload timer)
  8-bit pulse-width count timer (Continuous measurement capable, applicable to remote control, etc)
  16-bit timer/counter
  20-bit time-base timer
- Two serial interfaces Switchable transfer direction allows communication with various equipment.
- External interrupt: 4 channels Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).
- Low-power consumption modes
   Stop mode (Oscillation stops to minimize the current consumption.)
   Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
- Bus interface function
   Including hold and ready functions

### PRODUCT LINEUP

| Part number<br>Parameter | MB89613R                            | MB89615R  | MB89P625/W625 <sup>*1</sup>   | MB89PV620*1  |  |  |  |
|--------------------------|-------------------------------------|---|---|--|--|--|--|
| Classification           |                                     | ction product<br>/ products)                              | One-time PROM product/<br>EPROM product   | Pggyback/evaluation<br>product (for evaluation and<br>development) |  |  |  |
| ROM size                 | 8 K × 8 bits<br>(internal mask ROM) | 16 K × 8 bits<br>(internal mask ROM)                      | 16 K × 8 bits<br>(internal PROM,<br>programming with<br>general-purpose<br>EPROM programmer)  | 32 K × 8 bits<br>(external ROM)                                    |  |  |  |
| RAM size                 | $256 \times 8$ bits                 | 512 >   | < 8 bits  | 1 K × 8 bits   |  |  |  |
| CPU functions            |                                     | it length:<br>ength:<br>th:<br>ecution time:              | 136<br>8 bits<br>1 to 3 bytes<br>1, 8, 16 bits<br>0.4 μs/10 MHz<br>3.6 μs/10 MHz  |  |  |  |  |
| Ports                    |                                     | (N-ch open-drain):<br>ch open-drain):<br>(CMOS):<br>MOS): | <ul> <li>5 (4 ports also serve as peripherals)</li> <li>8</li> <li>8 (4 ports also serve as peripherals)</li> <li>8 (All also serve as bus control pins)</li> <li>24 (All also serve as bus pins or peripherals)</li> <li>53</li> </ul> |  |  |  |  |
| 8-bit PWM timer          |                                     |   | apable, operating clock<br>conversion cycle: 10 μs  | cycle: 0.4 µs to 3.3 ms)<br>to 839 ms)                             |  |  |  |

(Continued)

| Part number<br>Parameter                 | MB89613R   | MB89615R | MB89P625/W625 <sup>*1</sup> | MB89PV620*1                        |  |  |  |  |
|--|--|----------|-----------------------------|------------------------------------|--|--|--|--|
| Pulse width count timer                  | <ul> <li>8-bit timer operation (overflow output capable, operating clock cycle: 0.4 μs to 12.8 μs)</li> <li>8-bit reload timer operation (toggled output capable, operating clock cycle: 0.4 μs to 12.8 μs)</li> <li>8-bit pulse width measurement operation</li> <li>(continuous measurement capable: "H" pulse width/"L" pulse width/from ↑ to ↑/from ↓ to ↓)</li> </ul> |          |                             |                                    |  |  |  |  |
| 16-bit timer/<br>counter                 | 16-bit timer operation (operating clock cycle: 0.4 $\mu$ s)<br>16-bit event counter operation (rising edge/falling edge/both edges selectability)  |          |                             |                                    |  |  |  |  |
| 8-bit Serial I/O 1<br>8-bit Serial I/O 2 | 8 bits<br>LSB first/MSB first selectability<br>One clock selectable from four transfer clocks<br>(one external shift clock, three internal shift clocks: 0.8 μs, 3.2 μs, 12.8 μs)  |          |                             |                                    |  |  |  |  |
| External interrupt                       | Four independent channels (edge selection, interrupt vector, and interrupt source flag)<br>Rising edge/falling edge selectability<br>Used also for wake-up from stop/sleep mode (edge detection is also permitted in stop mode)  |          |                             |                                    |  |  |  |  |
| Standby mode                             | Sleep mode and stop mode   |          |                             |                                    |  |  |  |  |
| Process                                  | CMOS   |          |                             |                                    |  |  |  |  |
| Operating<br>voltage <sup>*2</sup>       | 2.2 V te   | o 6.0 V  | 2.7 V t                     | o 6.0 V                            |  |  |  |  |
| EPROM for use                            |  |          |                             | MBM27C256A-20CZ<br>MBM27C256A-20TV |  |  |  |  |

\*1: One-time PROM product/EPROM product, and piggyback/evaluation product are applicable to the MB89620 series.

\*2: Varies with conditions such as the operating frequency (See section "■ Electrical Characteristics.") In the case of the MB89PV620, the voltage varies with the restrictions the ICE or EPROM for use.

### ■ PACKAGE AND CORRESPONDING PRODUCTS

| Package     | MB89613R<br>MB89615R | MB89P625 | MB89W625 | MB89PV620 |
|-------------|----------------------|----------|----------|-----------|
| DIP-64P-M01 | 0                    | 0        | ×        | ×         |
| DIP-64C-A06 | ×                    | ×        | 0        | ×         |
| FPT-64P-M03 | 0                    | ×*       | ×*       | ×*        |
| FPT64P-M06  | 0                    | 0        | ×        | ×         |
| FPT-64P-M09 | 0                    | 0        | ×*       | ×*        |
| MDP-64C-P02 | ×                    | ×        | ×        | 0         |
| MQF-64C-P01 | ×                    | ×        | ×        | 0         |

 $\bigcirc$  : Available  $\times$  : Not available

\* : Lead pitch converter sockets (manufacturer: Sun Hayato Co., Ltd.) are available. 64SD-64SQF-8L: For conversion from DIP-64P-M01 or DIP-64C-A06 to FPT-64P-M03 64SD-64QF2-8L: For conversion from DIP-64P-M01 or DIP-64C-A06 to FPT-64P-M09 Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

Notes: • For more information about each package, see section "■ Package Dimensions."

 One-time PROM product/EPROM product, and piggyback/evaluation product are applicable to the MB89620 series.

### ■ DIFFERENCES AMONG PRODUCTS

#### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89613R, the upper half of the register bank cannot be used.
- The stack area, etc., is set at the upper limit of the RAM.
- External area is used.

### 2. Current Consumption

- In the case of the MB89PV620, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than a product with a mask ROM.
- However, the current consumption in sleep/stop modes is the same. (For more information, see sections "■ Electrical Characteristics" and "■ Example Characteristics."

### 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section "
Mask Options."

Take particular care on the following points:

- Pull-up resistor cannot be set for P40 to P47 on the MB89P625 and MB89W625.
- Options are fixed on the MB89PV620.

#### 4. Differences between the MB89610 and MB89610R Series

• Memory access area

Memory access area of both the MB89615 and MB89615R is the same.

The access area of the MB89613 is different from that of the MB89613R when using in external bus mode. See below.

| Address        | Memo          | ry area           |
|----------------|---------------|-------------------|
| Address        | MB89613       | MB89613R          |
| 0000н to 007Fн | I/O area      | I/O area          |
| 0080н to 017Fн | RAM area      | RAM area          |
| 0180н to 027Fн |               | Access prohibited |
| 0280н to BFFFн | External area | External area     |
| C000н to DFFFн |               | Access prohibited |
| E000н to FFFFн | ROM area      | ROM area          |

• Other specifications Both the MB89610 and MB89610R is the same.


• Electrical specifications/electrical characteristics Electrical specifications of the MB89610R series are the same with that of the MB89610 series. For electrical characteristics, refer to the MB89620R series data sheet.


### ■ CORRESPONDENCE BETWEEN THE MB89610 AND MB89610R SERIES

- The MB89610R series is the reduction version of the MB89610 series.
- The MB89610 and MB89610R series consist of the following products:

| MB89610 series  | MB89613  | MB89615  |
|-----------------|----------|----------|
| MB89610R series | MB89613R | MB89615R |

### PIN ASSIGNMENT





### ■ PIN DESCRIPTION

|  | Pin no.                                  |  |                       | Circuit         |  |
|--|--|--|-----------------------|-----------------|--|
| SH-DIP <sup>*1</sup> ,<br>MDIP <sup>*2</sup> | QFP1 <sup>*3</sup><br>MQFP <sup>*4</sup> | SQFP <sup>*5</sup><br>QFP2 <sup>*6</sup> | Pin name              | Circuit<br>type | Function   |
| 30   | 23                                       | 22                                       | X0                    | A               | Crystal oscillator pins  |
| 31   | 24                                       | 23                                       | X1                    |                 |  |
| 28   | 21                                       | 20                                       | MOD0                  | В               | Operating mode selection pins  |
| 29   | 22                                       | 21                                       | MOD1                  |                 | Connected directly to Vcc or Vss.  |
| 27   | 20                                       | 19                                       | RST                   | C               | Reset I/O pin<br>This pin is an N-ch open-drain output type with a pull-up<br>resistor, and a hysteresis input type. "L" is output from<br>this pin by an internal reset source. The internal circuit<br>is initialized by the input of "L". |
| 56 to 49                                     | 49 to 42                                 | 48 to 41                                 | P00/AD0 to<br>P07/AD7 | D               | General-purpose I/O ports<br>When an external bus is used, these ports function as<br>multiplex pins of lower addresses output and data I/O.   |
| 48 to 41                                     | 41 to 34                                 | 40 to 33                                 | P10/A08 to<br>P17/A15 | D               | General-purpose I/O ports<br>When an external bus is used, these ports function as<br>upper addresses output.  |
| 40   | 33                                       | 32                                       | P20/BUFC              | F               | General-purpose output-only port<br>When an external bus is used, this port can also be<br>used as a buffer control output by setting of BCTR.   |
| 39   | 32                                       | 31                                       | P21/HAK               | F               | General-purpose output-only port<br>When an external bus is used, this port can also be<br>used as a hold acknowledge output by setting of BCTR.   |
| 38   | 31                                       | 30                                       | P22/HRQ               | D               | General-purpose output-only port<br>When an external bus is used, this port can also be<br>used as a hold request input by setting of BCTR.  |
| 37   | 30                                       | 29                                       | P23/RDY               | D               | General-purpose output-only port<br>When an external bus is used, this port functions as a<br>ready input.   |
| 36   | 29                                       | 28                                       | P24/CLK               | F               | General-purpose output-only port<br>When an external bus is used, this port functions as a<br>clock output.  |
| 35   | 28                                       | 27                                       | P25/WR                | F               | General-purpose output-only port<br>When an external bus is used, this port functions as a<br>write signal output.   |
| 34   | 27                                       | 26                                       | P26/RD                | F               | General-purpose output-only port<br>When an external bus is used, this port functions as a<br>read signal output.  |
| 33   | 26                                       | 25                                       | P27/ALE               | F               | General-purpose output-only port<br>When an external bus is used, this port functions as an<br>address latch signal output.  |

\*1: DIP-64P-M01, DIP-64C-A06

\*2: MDP-64C-P02

\*4: MQP-64C-P01 \*5: FPT-64P-M03

(Continued)

| Pin no.                                      |  |  |            | Circuit         |  |
|--|--|--|------------|-----------------|--|
| SH-DIP <sup>*1</sup> ,<br>MDIP <sup>*2</sup> | QFP1 <sup>*3</sup><br>MQFP <sup>*4</sup> | SQFP <sup>*5</sup><br>QFP2 <sup>*6</sup> | Pin name   | Circuit<br>type | Function   |
| 58   | 51                                       | 50                                       | P30        | E               | General-purpose I/O port<br>This port is a hysteresis input type.  |
| 59   | 52                                       | 51                                       | P31/SCK1   | E               | General-purpose I/O port<br>Also serves as the clock I/O for the 8-bit serial I/O 1.<br>This port is a hysteresis input type.                          |
| 60   | 53                                       | 52                                       | P32/SO1    | E               | General-purpose I/O port<br>Also serves as the data output for the 8-bit serial I/O 1<br>This port is a hysteresis input type.                         |
| 61   | 54                                       | 53                                       | P33/SI1    | E               | General-purpose I/O port<br>Also serves as the data input for the 8-bit serial I/O 1.<br>This port is a hysteresis input type.                         |
| 62   | 55                                       | 54                                       | P34/EC     | E               | General-purpose I/O port<br>Also serves as the external clock input for the 16-bit<br>timer/counter. This port is a hysteresis input type.             |
| 63   | 56                                       | 55                                       | P35/PWC    | E               | General-purpose I/O port<br>Also serves as the measured pulse input for the 8-bit<br>pulse width count timer. This port is a hysteresis input<br>type. |
| 1  | 58                                       | 57                                       | P36/WTO    | E               | General-purpose I/O port<br>Also serves as the toggle output for the 8-bit pulse widt<br>count timer. This port is a hysteresis input type.            |
| 2  | 59                                       | 58                                       | P37/PTO    | E               | General-purpose I/O port<br>Also serves as the toggle output for the 8-bit PWM<br>timer. This port is a hysteresis input type.                         |
| 3 to 6                                       | 60 to 63                                 | 59 to 62                                 | P40 to P43 | G               | N-ch open-drain I/O ports<br>This port is a hysteresis input type.   |
| 7  | 64                                       | 63                                       | P44/BZ     | G               | N-ch open-drain I/O port<br>Also serves as the buzzer output. This port is a<br>hysteresis input type.   |
| 8  | 1  | 64                                       | P45/SCK2   | G               | N-ch open-drain I/O port<br>Also serves as the clock I/O for the 8-bit serial I/O 2.<br>This port is a hysteresis input type.                          |
| 9  | 2  | 1  | P46/SO2    | G               | N-ch open-drain I/O port<br>Also serves as the data output for the 8-bit serial I/O 2<br>This port is a hysteresis input type.                         |
| 10   | 3  | 2  | P47/SI2    | G               | N-ch open-drain I/O port<br>Also serves as the data input for the 8-bit serial I/O 2.<br>This port is a hysteresis input type.                         |
| 11 to 18                                     | 4 to 11                                  | 3 to 10                                  | P50 to P57 | н               | N-ch open-drain output-only ports  |

\*1: DIP-64P-M01, DIP-64C-A06

\*2: MDP-64C-P02 \*3: FPT-64P-M06 \*4: MQP-64C-P01 \*5: FPT-64P-M03

M06

\*6: FPT64P-M09

(Continued)

|  | Pin no.                                  |  | Pin no.                 |      |  | Circuit |  |
|--|--|--|-------------------------|------|--|---------|--|
| SH-DIP <sup>*1</sup> ,<br>MDIP <sup>*2</sup> | QFP1 <sup>*3</sup><br>MQFP <sup>*4</sup> | SQFP <sup>*5</sup><br>QFP2 <sup>*6</sup> | Pin name                | type | Function   |         |  |
| 22 to 25                                     | 15 to 18                                 | 14 to 17                                 | P60/INT0 to<br>P63/INT3 | I    | General-purpose input-only ports<br>Also serve as external interrupt input. This port is a<br>hysteresis input type. |         |  |
| 26   | 19                                       | 18                                       | P64                     | I    | General-purpose input-only ports<br>This port is a hysteresis input type.  |         |  |
| 19, 64                                       | 12, 57                                   | 11, 56                                   | Vcc                     | _    | Power supply pin   |         |  |
| 21, 32,<br>57                                | 14, 25,<br>50                            | 13, 24,<br>49                            | Vss                     | _    | Power supply (GND) pin   |         |  |
| 20   | 13                                       | 12                                       | N.C.                    | _    | Internally connected pin<br>Be sure to leave it open.  |         |  |

\*1: DIP-64P-M01, DIP-64C-A06


\*2: MDP-64C-P02


\*4: MQP-64C-P01

\*3: FPT-64P-M06

\*5: FPT-64P-M03 \*6: FPT64P-M09

### ■ I/O CIRCUIT TYPE





### ■ HANDLING DEVICES

### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "
Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.


#### 5. Power Supply Voltage Fluctuations

Although V<sub>CC</sub> power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V<sub>CC</sub> ripple fluctuations (P-P value) will be less than 10% of the standard V<sub>CC</sub> value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

### 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.


### BLOCK DIAGRAM



### CPU CORE

### 1. Memory Space

The microcontrollers of the MB89610 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89610 series is structured as illustrated below.




### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

| Program counter (PC):      | A 16-bit register for indicating instruction storage positions   |
|----------------------------|--|
| Accumulator (A):           | A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.            |
| Temporary accumulator (T): | A 16-bit register which performs arithmetic operations with the accumulator<br>When the instruction is an 8-bit data processing instruction, the lower byte is used. |
| Index register (IX):       | A 16-bit register for index modification   |
| Extra pointer (EP):        | A 16-bit pointer for indicating a memory address   |
| Stack pointer (SP):        | A 16-bit register for indicating a stack area  |
| Program status (PS):       | A 16-bit register for storing a register pointer, a condition code   |

| ◄ 16 bits → | Initial value   |
|-------------|---|
| PC          | : Program counter FFFD <sub>H</sub>                                     |
| A           | : Accumulator Undefined   |
| Т           | : Temporary accumulator Undefined                                       |
| IX          | : Index register Undefined  |
| EP          | : Extra pointer Undefined   |
| SP          | : Stack pointer Undefined   |
| PS          | : Program status I-flag = 0, IL1, IL0 = 11<br>Other bits are undefined. |

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

| Rule for Conversion of Actual Addresses of the General-purpose Register Area |              |              |              |              |              |              |              |              |              |              |              |              |              |              |              |              |
|--|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
|  |              |              |              |              |              |              |              |              |              |              | RP           |              | I            | Lowei        | rOP          | codes        |
|  | "0"          | "0"          | "0"          | "0"          | "0"          | "0"          | "0"          | "1"          | R4           | R3           | R2           | R1           | R0           | b2           | b1           | b0           |
|  | $\downarrow$ |
| Generated addresses  | A15          | A14          | A13          | A12          | A11          | A10          | A9           | A8           | A7           | A6           | A5           | A4           | A3           | A2           | A1           | A0           |

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low           |
|-----|-----|-----------------|--------------------|
| 0   | 0   | 1               | High               |
| 0   | 1   |                 | 1                  |
| 1   | 0   | 2               |                    |
| 1   | 1   | 3               | Low = no interrupt |


- N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.
- Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.
- V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
- C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89610. In the MB89613, there are 16 banks in internal RAM. The remaining 16 banks can be extended externally by allocating an external RAM to addresses 0180<sup>H</sup> to 01FF<sup>H</sup> using an external circuit. The bank currently being in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size. Up to a total of 32 banks can be used on other than the MB89615.



### ■ I/O MAP

| Address | Read/write | Register name | Register description               |  |  |
|---------|------------|---------------|------------------------------------|--|--|
| 00н     | (R/W)      | PDR0          | Port 0 data register               |  |  |
| 01н     | (W)        | DDR0          | Port 0 data direction register     |  |  |
| 02н     | (R/W)      | PDR1          | Port 1 data register               |  |  |
| 03н     | (W)        | DDR1          | Port 1 data direction register     |  |  |
| 04н     | (R/W)      | PDR2          | Port 2 data register               |  |  |
| 05н     | (R/W)      | BCTR          | External bus control register      |  |  |
| 06н     |            |               | Vacancy                            |  |  |
| 07н     |            |               | Vacancy                            |  |  |
| 08н     | (R/W)      | STBC          | Standby control register           |  |  |
| 09н     | (R/W)      | WDTC          | Watchdog timer control register    |  |  |
| 0Ан     | (R/W)      | TBTC          | Time-base timer control register   |  |  |
| 0Вн     |            | 1             | Vacancy                            |  |  |
| ОСн     | (R/W)      | PDR3          | Port 3 data register               |  |  |
| 0Dн     | (W)        | DDR3          | Port 3 data direction register     |  |  |
| 0Ен     | (R/W)      | PDR4          | Port 4 data register               |  |  |
| 0Fн     | (R/W)      | BZCR          | Buzzer register                    |  |  |
| 10н     | (R/W)      | PDR5          | Port 5 data register               |  |  |
| 11н     | (R)        | PDR6          | Port 6 data register               |  |  |
| 12н     | (R/W)      | CNTR          | PWM control register               |  |  |
| 13н     | (W)        | COMR          | PWM compare register               |  |  |
| 14н     | (R/W)      | PCR1          | PWC pulse width control register 1 |  |  |
| 15н     | (R/W)      | PCR2          | PWC pulse width control register 2 |  |  |
| 16н     | (R/W)      | RLBR          | PWM reload buffer register         |  |  |
| 17н     |            |               | Vacancy                            |  |  |
| 18н     | (R/W)      | TMCR          | 16-bit timer control register      |  |  |
| 19н     | (R/W)      | TCHR          | 16-bit timer count resister (H)    |  |  |
| 1Ан     | (R/W)      | TCLR          | 16-bit timer count register (L)    |  |  |
| 1Вн     |            | 1             | Vacancy                            |  |  |
| 1Cн     | (R/W)      | SMR1          | Serial I/O 1 mode register         |  |  |
| 1Dн     | (R/W)      | SDR1          | Serial I/O 1 data register         |  |  |
| 1Ен     | (R/W)      | SMR2          | Serial I/O 2 mode register         |  |  |
| 1Fн     | (R/W)      | SDR2          | Serial I/O 2 data register         |  |  |

### (Continued)

| Address     | Read/write | Register name | Register description                  |
|-------------|------------|---------------|---------------------------------------|
| 20н to 23н  |            |               | Vacancy                               |
| 21н         | (R/W)      | EIC1          | External interrupt control register 1 |
| 25н         | (R/W)      | EIC2          | External interrupt control register 2 |
| 26н to 7Вн  |            |               | Vacancy                               |
| 7Сн         | (W)        | ILR1          | Interrupt level setting register 1    |
| 7Dн         | (W)        | ILR2          | Interrupt level setting register 2    |
| 7Ен         | (W)        | ILR3          | Interrupt level setting register 3    |
| <b>7</b> Fн |            |               | Vacancy                               |

Note: Do not use vacancies.

### ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Rating

|  |                 |           |           |      | (Vss = 0.0 V   |
|--|-----------------|-----------|-----------|------|--|
| Parameter                              | Symbol          | Va        | lue       | Unit | Remarks  |
| Farameter                              | Symbol          | Min.      | Max.      | Unit | Remarks  |
| Power supply voltage                   | Vcc             | Vss – 0.3 | Vss + 7.0 | V    |  |
|  | Vi              | Vss – 0.3 | Vcc + 0.3 | V    | Except P40 to P47*                                       |
| Input voltage                          | V <sub>I2</sub> | Vss – 0.3 | Vss + 7.0 | V    | P40 to P47   |
|  | Vo              | Vss – 0.3 | Vcc + 0.3 | V    | Except P40 to P47*                                       |
| Output voltage                         | V <sub>02</sub> | Vss – 0.3 | Vss + 7.0 | V    | P40 to P47   |
| "L" level maximum output current       | Iol             | —         | 20        | mA   |  |
| "L" level average output current       | IOLAV           | _         | 4         | mA   | Average value<br>(operating current ×<br>operating rate) |
| "L" level total maximum output current | ΣΙοι            | —         | 100       | mA   |  |
| "L" level total average output current | ΣΙοιαν          | _         | 40        | mA   | Average value<br>(operating current ×<br>operating rate) |
| "H" level maximum output current       | Іон             | —         | -20       | mA   |  |
| "H" level average output current       | Іонач           |           | -4        | mA   | Average value<br>(operating current ×<br>operating rate) |
| "H" level total maximum output current | ΣІон            | —         | -50       | mA   |  |
| "H" level total average output current | ΣΙομαν          | _         | -20       | mA   | Average value<br>(operating current ×<br>operating rate) |
| Power consumption                      | PD              | _         | 300       | mW   |  |
| Operating temperature                  | TA              | -40       | +85       | °C   |  |
| Storage temperature                    | Tstg            | -55       | +150      | °C   |  |

\* : VI and Vo must not exceed Vcc + 0.3 V.


Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 2. Recommended Operating Conditions

|   | 1/22 | _ | Λ  | Δ | ۱N |
|---|------|---|----|---|----|
| ( | Vss  | = | υ. | U | V) |

| Parameter                | Symbol | Value |      | Unit | Remarks   |
|--------------------------|--------|-------|------|------|---|
| Faidilielei              | Symbol | Min.  | Max. |      | Reindiks  |
| Davies averalis velka sa | Mag    | 2.2*  | 6.0* | V    | Normal operation assurance range* MB89613R/615R |
| Power supply voltage     | Vcc    | 1.5   | 6.0  | V    | Retains the RAM state in stop mode              |
| Operating temperature    | TA     | -40   | +85  | °C   |   |

\* : These values vary with the operating frequency. See Figure 1.



### Figure 1 Operating Voltage vs. Clock Operating Frequency

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/Fc.

### 3. DC Characteristics

|  |  |  |                  | (Vcc      | = +5.0 V, | Vss = 0.0 | V, TA = | –40°C to +85°C              |  |
|--|--|--|------------------|-----------|-----------|-----------|---------|-----------------------------|--|
| Parameter  | Symbol                                   | Pin  | Condition        |           | Value     |           | Unit    | Remarks                     |  |
| Falameter  | Symbol                                   |  | Condition        | Min.      | Тур.      | Max.      | Unit    | Remarks                     |  |
|  | Vін                                      | P00 to P07,<br>P10 to P17,<br>P22, P23   |                  | 0.7 Vcc   | _         | Vcc + 0.3 | V       |                             |  |
| "H" level input<br>voltage                                   | Vihs                                     | RST,<br>MOD0, MOD1,<br>P30 to P37,<br>P60 to P64   | _                | 0.8 Vcc   | _         | Vcc + 0.3 | V       |                             |  |
|  | VIH2                                     | P40 to P47   |                  | 0.8 Vcc   |           | Vss + 6.0 | V       |                             |  |
|  | Vı∟                                      | P00 to P07,<br>P10 to P17,<br>P22 to P23   | _                | Vss – 0.3 | _         | 0.3 Vcc   | V       |                             |  |
| "L" level input<br>voltage<br>Vı∟s                           | Vils                                     | RST,<br>MOD0, MOD1,<br>P30 to P37,<br>P40 to P47,<br>P60 to P64                                      | _                | Vss – 0.3 | _         | 0.2 Vcc   | V       |                             |  |
| Open-drain   | VD                                       | P50 to P57   | _                | Vss – 0.3 |           | Vcc + 0.3 | V       |                             |  |
| output pin<br>application<br>voltage                         | output pin<br>application VD2 P40 to P47 |  |                  | Vss - 0.3 |           | Vss + 6.0 | V       |                             |  |
| "H" level output<br>voltage                                  | Vон                                      | P00 to P07,<br>P10 to P17,<br>P20 to P27,<br>P30 to P37  | Іон = −2.0 mA    | 4.0       | _         | _         | V       |                             |  |
| "L" level output<br>voltage                                  | Vol                                      | P00 to P07,<br>P10 to P17,<br>P20 to P27,<br>P30 to P37,<br>P40 to P47,<br>P50 to P57                | lo∟ = +4.0 mA    | _         | _         | 0.4       | V       |                             |  |
|  | Vol2                                     | RST  |                  |           |           | 0.4       | V       |                             |  |
| Input leakage<br>current (Hi-z<br>output leakage<br>current) | Іш                                       | P00 to P07,<br>P10 to P17,<br>P20 to P27,<br>P30 to P37,<br>P40 to P47,<br>P60 to P64,<br>MOD0, MOD1 | 0.0 V < Vı < Vcc | _         | _         | ±5        | μΑ      | Without pull-up<br>resistor |  |
| Pull-up<br>resistance  | Rpull                                    | P00 to P07,<br>P10 to P17,<br>P30 to P37,<br>P40 to P47,<br>P50 to P57,<br>P60 to P64,<br>RST        | V1 = 0.0 V       | 25        | 50        | 100       | kΩ      |                             |  |

(Continued)

 $(V_{CC} = +5.0 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ Value Symbol Condition Unit Parameter Pin Remarks Min. Typ. Max. Fc = 10 MHz $t_{inst}^{*2} = 0.4 \ \mu s$ 9 15 MB89613R/615R lcc mΑ Normal operation mode Power supply Vcc  $F_c = 10 MHz$ voltage\*1  $t_{inst}^{*2} = 0.4 \ \mu s$ 3 4 mΑ lccs \_\_\_\_ Sleep mode  $T_A = +25^{\circ}C$ 1 Іссн μA \_\_\_\_ \_\_\_\_ Stop mode Other than Input capacitance CIN f = 1 MHz10 pF Vcc and Vss

\*1: In the case of the MB89PV620, the current consumed by the connected EPROM and ICE is not included. The power supply current is measured at the external clock.

\*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."


### 3. AC Characteristics

### (1) Reset Timing

|                     |        | Vcc = +5.0 V | ±10%, Vss = | 0.0 V, T | $A = -40^{\circ}C \text{ to } +85^{\circ}C)$ |         |  |
|---------------------|--------|--------------|-------------|----------|--|---------|--|
| Parameter           | Symbol | Condition    | Value       |          | Unit   | Remarks |  |
|                     | Symbol | Condition    | Min.        | Max.     | Unit   | remarks |  |
| RST "L" pulse width | tzlzн  | _            | 16 txcyL*   | _        | ns   |         |  |

. .

 $^{\ast}$  : txcyL is the oscillation cycle (1/Fc) to input to the X0 pin.




### (2) Power-on Reset

(Vcc = +5.0 V  $\pm$ 10%, Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

. .

| Parameter                 | Symbol Condition |           | Va   | lue  | Unit | Remarks                         |  |
|---------------------------|------------------|-----------|------|------|------|---------------------------------|--|
| Faialletei                | Symbol           | Condition | Min. | Max. | Unit | itemarks                        |  |
| Power supply rising time  | tĸ               |           | _    | 50   | ms   | Power-on reset<br>function only |  |
| Power supply cut-off time | toff             |           | 1    |      | ms   | Due to repeated operation       |  |


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



#### (3) Clock Timing

 $(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

| Parameter                       | Symbol                 | Pin    | Condition | Va   | lue  | Unit | Remarks        |  |
|---------------------------------|------------------------|--------|-----------|------|------|------|----------------|--|
| Farameter                       | Symbol                 | FIII   | condition | Min. | Max. | Unit | Remarks        |  |
| Clock frequency                 | Fc                     | X0, X1 | —         | 1    | 10   | MHz  |                |  |
| Clock cycle time                | <b>t</b> XCYL          | X0, X1 | —         | 100  | 1000 | ns   |                |  |
| Input clock pulse width         | Р <sub>WH</sub><br>Рw∟ | X0     |           | 20   |      | ns   | External clock |  |
| Input clock rising/falling time | tcr<br>tcr             | X0     |           |      | 10   | ns   | External clock |  |




### (4) Instruction Cycle

| Parameter                                     | Parameter Symbol |      | Unit Remarks |  |  |
|---|------------------|------|--------------|--|--|
| Instruction cycle<br>(minimum execution time) | <b>t</b> inst    | 4/Fc | μs           | $t_{\text{inst}}$ = 0.4 $\mu s$ when operating at $F_c$ = 10 MHz |  |

### (5) Clock Output Timing

|   |        |       |           |        |      | -,   | 0.0  v,  IA = -40  C (0.400  C)      |  |
|---|--------|-------|-----------|--------|------|------|--------------------------------------|--|
| Parameter Symbol                          | Symbol | l Pin | Condition | Values |      | Unit | Remarks                              |  |
|   | Symbol |       |           | Min.   | Max. | Onic | Remarks                              |  |
| Cycle time                                | tcyc   | CLK   |           | 200    | _    | ns   | txcyL × 2 at 10 MHz oscillation      |  |
| $CLK \uparrow \rightarrow CLK \downarrow$ | tснс∟  | CLR   | _         | 30     | 100  | ns   | Approx. tcyc/2 at 10 MHz oscillation |  |




#### $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

### (6) Bus Read Timing

|   |               | (Vc                          | c = +5.0 V±10% | 6, Fc = 10 MHz                  | z, Vss = 0.0 V, T               | A = −40 | 0°C to +85°C |
|---|---------------|------------------------------|----------------|---------------------------------|---------------------------------|---------|--------------|
| Parameter   | Symbol        | Pin                          | Condition      | Va                              | lue                             | Unit    | Remarks      |
| Falameter   | Symbol        | ГШ                           | Condition      | Min.                            | Max.                            | Unit    | Nemarks      |
| Valid address $\rightarrow \overline{RD} \downarrow$ time   | <b>t</b> avrl | RD, A15 to 08<br>AD7 to 0    |                | 1/4 tinst <sup>°</sup> – 64 ns  | _                               | μs      |              |
| RD pulse width  | <b>t</b> rlrh | RD                           |                | 1/2 t <sub>inst</sub> * – 20 ns | _                               | μs      |              |
| Valid address $\rightarrow$ read data time                  | tavdv         | AD7 to 0,<br>A15 to 08       |                |                                 | 1/2 t <sub>inst</sub> *         | μs      | No wait      |
| $\overline{RD} \downarrow \rightarrow$ read data time       | <b>t</b> RLDV | RD, AD7 to 0                 |                |                                 | 1/2 t <sub>inst</sub> * – 80 ns | μs      | No wait      |
| $\overline{RD} \uparrow \rightarrow data  hold time$        | <b>t</b> RHDX | AD7 to 0, RD                 |                | 0                               | _                               | ns      |              |
| $\overline{RD} \uparrow \rightarrow ALE \uparrow time$      | <b>t</b> RHLH | RD, ALE                      | _              | 1/4 t <sub>inst</sub> * – 40 ns | —                               | μs      |              |
| $\overline{RD} \uparrow \rightarrow address$ invalid time   | <b>t</b> RHAX | RD, A15 to 08                |                | 1/4 t <sub>inst</sub> ° – 40 ns | _                               | μs      |              |
| $\overline{RD} \downarrow \rightarrow CLK \uparrow time$    | <b>t</b> RLCH | RD, CLK                      |                | 1/4 t <sub>inst</sub> * – 40 ns | —                               | μs      |              |
| $CLK \downarrow \to \overline{RD} \uparrow time$            | <b>t</b> CLRH | RD, CLK                      |                | 0                               | —                               | ns      |              |
| $\overline{RD} \downarrow \rightarrow BUFC \downarrow time$ | <b>t</b> rlbl | RD, BUFC                     |                | -5                              | —                               | μs      |              |
| BUFC $\uparrow \rightarrow$ valid address time              | tвнаv         | A15 to 08,<br>AD7 to 0, BUFC |                | 5                               |                                 | μs      |              |

\* : For information on t<sub>inst</sub>, see "(4), Instruction Cycle."




### (7) Bus Write Timing

| $(VCC - +3.0 V \pm 1070, 1 C - 10 10112, VSS - 0.0 V, 1A40)$     |                                     |                |           |   |      |            |         |  |
|--|-------------------------------------|----------------|-----------|---|------|------------|---------|--|
| Parameter  | Symbol                              | Pin            | Condition | Va  | ue   | Unit       | Remarks |  |
| i di dificter  | Parameter Symbol Pin Condition Min. |                | Min.      | Max.  | Onic | Neillai KS |         |  |
| Valid address $\rightarrow$ ALE $\downarrow$ time                | tavll                               | AD7 to 0, ALE, |           | 1/4 t <sub>inst</sub> * – 64 ns* <sup>2</sup> | —    | μs         |         |  |
| ALE $\downarrow$ time $\rightarrow$ address invalid time         | <b>t</b> llax                       | A15 to 08      |           | 5 <sup>*2</sup>                               | _    | ns         |         |  |
| Valid address $\rightarrow \overline{\text{WR}} \downarrow$ time | tavwl                               | WR, ALE        |           | 1/4 t <sub>inst</sub> * – 60 ns*2             | _    | μs         |         |  |
| WR pulse width   | <b>t</b> wlwh                       | WR             |           | 1/2 tinst* – 20 ns*2                          | _    | μs         |         |  |
| Write data $\rightarrow \overline{WR} \uparrow$ time             | tovwн                               | AD7 to 0, WR   | <b>_</b>  | 1/2 t <sub>inst</sub> * – 60 ns* <sup>2</sup> | —    | μs         |         |  |
| $\overline{WR} \uparrow \rightarrow address$ invalid time        | twнах                               | WR, A15 to 08  |           | 1/4 t <sub>inst</sub> * - 40 ns*2             | _    | μs         |         |  |
| $\overline{WR} \uparrow \rightarrow data  hold time$             | <b>t</b> whdx                       | AD7 to 0, WR   |           | 1/4 tinst <sup>*</sup> – 40 ns <sup>*2</sup>  | _    | μs         |         |  |
| $\overline{WR} \uparrow \rightarrow ALE \uparrow time$           | twhlh                               | WR, ALE        |           | 1/4 tinst* – 40 ns*2                          | —    | μs         |         |  |
| $\overline{WR} \downarrow \rightarrow CLK \uparrow time$         | <b>t</b> wlch                       | WR, CLK        |           | 1/4 tinst <sup>*</sup> – 40 ns <sup>*2</sup>  | _    | μs         |         |  |
| $CLK \downarrow \rightarrow \overline{WR} \uparrow time$         | <b>t</b> CLWH                       | WR, CLK        |           | 0   | —    | ns         |         |  |
| ALE pulse width  | <b>t</b> lhll                       | ALE            |           | 1/4 tinst <sup>*</sup> – 35 ns <sup>*2</sup>  | _    | μs         |         |  |
| ALE $\downarrow \rightarrow$ CLK $\uparrow$ time                 | <b>t</b> llch                       | ALE, CLK       |           | 1/4 tinst <sup>*</sup> – 30 ns <sup>*2</sup>  | _    | μs         |         |  |

(Vcc = +5.0 V±10%, Fc = 10 MHz, Vss = 0.0 V, T<sub>A</sub> = -40°C)

\*1: For information on tinst, see "(4) Instruction Cycle."


\*2: These characteristics are also applicable to the bus read timing.



#### (8) Ready Input Timing

| (Vcc = +5.0 V±10%, Fc = 10 MHz, Vss = 0.0 V, T <sub>A</sub> = −40°C to +85°C) |        |          |           |      |      |      |         |  |  |  |
|---|--------|----------|-----------|------|------|------|---------|--|--|--|
| Parameter   | Symbol | Pin      | Condition | Val  | ues  | Unit | Remarks |  |  |  |
| Parameter   | Symbol | FIII     | Condition | Min. | Max. |      |         |  |  |  |
| RDY valid $\rightarrow$ CLK $\uparrow$ time                                   | tуvcн  | RDY, CLK |           | 60   | —    | ns   | *       |  |  |  |
| $CLK \uparrow \to RDY$ invalid time   | tснух  |          |           | 0    |      | ns   | *       |  |  |  |


\* : These characteristics are also applicable to the read cycle.



### (9) Serial I/O Timing

|   |               | (Vcc = +5                | 5.0 V±10%, Fo                   | = 10 MHz,             | Vss = 0.0 V, | T <sub>A</sub> = -40 | )°C to +85°C) |
|---|---------------|--------------------------|---------------------------------|-----------------------|--------------|----------------------|---------------|
| Parameter   | Symbol        | Pin                      | Condition                       | Va                    | lue          | Unit                 | Domorko       |
| Parameter   | Symbol        | FIII                     | Condition                       | Min.                  | Max.         |                      | Remarks       |
| Serial clock cycle time   | tscyc         | SCK1, SCK2               |                                 | 2 tinst*              | _            | μs                   |               |
| $\begin{array}{l} SCK1 \downarrow \to SO1 \text{ time} \\ SCK2 \downarrow \to SO2 \text{ time} \end{array}$ | tslov         | SCK1, SO1<br>SCK2, SO2   | Internal<br>shift clock<br>mode | -200                  | 200          | ns                   |               |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time             | tsнıx         | SCK1, SI1<br>SCK2, SI2   |                                 | 1/2 tinst*            | _            | μs                   |               |
| Valid SI1 → SCK1 $\uparrow$<br>Valid SI2 → SCK2 $\uparrow$  | tıvsн         | SI1, SCK1<br>SI2, SCK2   |                                 | 1/2 tinst*            |              | μs                   |               |
| Serial clock "H" pulse width  | tshsl         |                          | External shift clock            | 1 t <sub>inst</sub> * | _            | μs                   |               |
| Serial clock "L" pulse width  | <b>t</b> slsh | SCK1, SCK2               |                                 | 1 tinst*              | _            | μs                   |               |
| $SCK \downarrow \rightarrow SO1 \text{ time}$<br>$SCK2 \downarrow \rightarrow SO2 \text{ time}$             | tslov         | SCK1, SO1<br>SCK2, SO2   |                                 | 0                     | 200          | ns                   |               |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time<br>SCK2 $\uparrow \rightarrow$ valid SI2 hold time          | tsнıx         | SCK1, SI1 mode SCK2, SI2 | 1/2 t <sub>inst</sub> *         | _                     | μs           |                      |               |
| Valid SI1 → SCK1 $\uparrow$<br>Valid SI2 → SCK2 $\uparrow$  | tıvsн         | SI1, SCK1<br>SI2, SCK2   |                                 | 1/2 tinst*            | _            | μs                   |               |


\* : For information on tinst, see "(4) Instruction Cycle."



### (10) Peripheral Input Timing


|   |                |                          | (Vcc = +5.0 \ | / ±10%, V | ′ss = 0.0 V | , T <sub>A</sub> = −4 | 40°C to +85°C |
|---|----------------|--------------------------|---------------|-----------|-------------|-----------------------|---------------|
| Parameter                                   | Symbol         | Pin                      | Condition     | Va        | lue         | Unit                  | Remarks       |
|   | Symbol         |                          | Condition     | Min.      | Max.        |                       |               |
| Peripheral input "H" level pulse width 1    | <b>t</b> i∟iH1 | PWC, EC,<br>INT0 to INT3 |               | 2 tinst*  |             | μs                    |               |
| Peripheral input "L" level<br>pulse width 2 | tiHi∟1         |                          | _             | 2 tinst*  |             | μs                    |               |

\* : For information on tinst, see "(4) Instruction Cycle."



### ■ EXAMPLE CHARACTERISTICS

### (1) "L" Level Output Voltage




"H" Level Input Voltage/"L" Level Input


Voltage (CMOS Input)


(3)


#### (2) "H" Level Output Voltage



(4) "H" level Input Voltage/"L" Level Input Voltage (Hysteresis Input)








### (5) Power Supply Current (External Clock)

#### (6) Pull-up Resistance



### ■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

| Symbol | Meaning   |
|--------|---|
| dir    | Direct address (8 bits)   |
| off    | Offset (8 bits)   |
| ext    | Extended address (16 bits)  |
| #vct   | Vector table number (3 bits)  |
| #d8    | Immediate data (8 bits)   |
| #d16   | Immediate data (16 bits)  |
| dir: b | Bit direct address (8:3 bits)   |
| rel    | Branch relative address (8 bits)  |
| @      | Register indirect (Example: @A, @IX, @EP)   |
| A      | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)           |
| AH     | Upper 8 bits of accumulator A (8 bits)  |
| AL     | Lower 8 bits of accumulator A (8 bits)  |
| Т      | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| TH     | Upper 8 bits of temporary accumulator T (8 bits)  |
| TL     | Lower 8 bits of temporary accumulator T (8 bits)  |
| IX     | Index register IX (16 bits)   |

(Continued)

| Symbol  | Meaning  |
|---------|--|
| EP      | Extra pointer EP (16 bits)   |
| PC      | Program counter PC (16 bits)   |
| SP      | Stack pointer SP (16 bits)   |
| PS      | Program status PS (16 bits)  |
| dr      | Accumulator A or index register IX (16 bits)   |
| CCR     | Condition code register CCR (8 bits)   |
| RP      | Register bank pointer RP (5 bits)  |
| Ri      | General-purpose register Ri (8 bits, i = 0 to 7)   |
| ×       | Indicates that the very $\times$ is the immediate data.<br>(Whether its length is 8 or 16 bits is determined by the instruction in use.)                       |
| (×)     | Indicates that the contents of $\times$ is the target of accessing.<br>(Whether its length is 8 or 16 bits is determined by the instruction in use.)           |
| (( × )) | The address indicated by the contents of $\times$ is the target of accessing.<br>(Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

| Mnemonic:   | Assembler notation of an instruction   |
|-------------|--|
| ~:          | Number of instructions   |
| #:          | Number of bytes  |
| Operation:  | Operation of an instruction  |
| TL, TH, AH: | A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:   |
|             | <ul> <li>"-" indicates no change.</li> <li>dH is the 8 upper bits of operation description data.</li> <li>AL and AH must become the contents of AL and AH immediately before the instruction is executed.</li> <li>00 becomes 00.</li> </ul> |
| N, Z, V, C: | An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.   |
| OP code:    | Code of an instruction. If an instruction is more than one code, it is written according to the following rule:  |
|             | Example: 48 to $4F \leftarrow$ This indicates 48, 49, 4F.  |

| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   |                  |   |   |  |    |    |    |      |          |
|---|------------------|---|---|--|----|----|----|------|----------|
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   | Mnemonic         | ~ | # | Operation  | TL | TH | AH | NZVC | OP code  |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $   | MOV dir,A        | 3 | 2 | $(dir) \leftarrow (A)$                                     | _  | _  | _  |      | 45       |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $  | MOV @IX +off,A   | 4 | 2 | $((IX) + off) \leftarrow (A)$                              | _  | _  | -  |      | 46       |
| $\begin{array}{l c c c c c c c c c c c c c c c c c c c$   | MOV ext,A        | 4 | 3 | $(ext) \leftarrow (A)$                                     | _  | _  | -  |      | 61       |
| $\begin{array}{l c c c c c c c c c c c c c c c c c c c$   |                  | 3 | 1 | ( (EP) ) ← (A)   | _  | _  | -  |      | 47       |
| $\begin{array}{l c c c c c c c c c c c c c c c c c c c$   | MOV Ri,A         | 3 | 1 |  | _  | _  | -  |      | 48 to 4F |
| $\begin{array}{llllllllllllllllllllllllllllllllllll$  | MOV A,#d8        |   |   | $(A) \leftarrow dB$  | AL | _  | -  | ++   | 04       |
| $\begin{array}{cccccccccccccccccccccccccccccccccccc$  | MOV A,dir        | 3 |   | $(A) \leftarrow (dir)$                                     |    | —  | -  | ++   | 05       |
| $\begin{array}{l c c c c c c c c c c c c c c c c c c c$   |                  | 4 |   | $(A) \leftarrow ((IX) + off)$                              |    | -  | -  | ++   | 06       |
| $\begin{array}{l c c c c c c c c c c c c c c c c c c c$   | MOV A,ext        |   | 3 | $(A) \leftarrow (ext)$                                     |    | —  | -  | ++   | 60       |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   | 1 | $(A) \leftarrow (\ (A) \ )$                                | AL | —  | -  | ++   | 92       |
| $\begin{array}{cccccccccccccccccccccccccccccccccccc$  | MOV A,@EP        |   | 1 | $(A) \leftarrow ((EP))$                                    | AL | —  | -  | ++   | 07       |
| $\begin{array}{llllllllllllllllllllllllllllllllllll$  |                  |   |   | $(A) \leftarrow (Ri)$                                      | AL | —  | -  | ++   | 08 to 0F |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   |   | $(dir) \leftarrow d8$                                      | —  | —  | -  |      | 85       |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   | MOV @IX +off,#d8 | 5 | 3 | $((IX) + off) \leftarrow d8$                               | _  | —  | -  |      | 86       |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   | MOV @EP,#d8      | 4 |   | ( (EP) ) ← d8  | _  | _  | -  |      | 87       |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   | MOV Ri,#d8       | 4 |   | $(Ri) \leftarrow d8$                                       | _  | _  | -  |      | 88 to 8F |
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$   | MOVW dir,A       | 4 |   |  | —  | —  | -  |      | D5       |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   | MOVW @IX +off,A  | 5 | 2 | $((IX) + off) \leftarrow (AH),$                            | _  | _  | -  |      | D6       |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   |   | $((IX) + off + 1) \leftarrow (AL)$                         |    |    |    |      |          |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   | MOVW ext,A       | 5 | 3 | $(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$         | _  | _  | -  |      | D4       |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   | MOVW @EP,A       | 4 | 1 | $((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)$       | _  | _  | -  |      | D7       |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   | MOVW EP,A        | 2 | 1 | $(EP) \leftarrow (A)$                                      | _  | _  | -  |      | E3       |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                  | 3 | 3 | (A) ← d16  | AL | AH | dH | ++   | E4       |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  | MOVW A,dir       | 4 | 2 | $(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$         | AL | AH | dH | ++   | C5       |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   | MOVW A,@IX +off  | 5 | 2 | $(AH) \leftarrow ((IX) + off),$                            | AL | AH | dH | ++   | C6       |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   |   | $(AL) \leftarrow ((IX) + off + 1)$                         |    |    |    |      |          |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  | 5 | 3 |  | AL | AH | dH | ++   |          |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   | MOVW A,@A        | 4 | 1 | $(AH) \leftarrow (\ (A)\ ),\ (AL) \leftarrow (\ (A)\ )+1)$ |    | AH | dH | ++   |          |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   | 1 | $(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$       | AL | AH |    | ++   |          |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   |   | $(A) \leftarrow (EP)$                                      | _  | —  | dH |      |          |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   |   |  | —  | —  | -  |      |          |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   |   |  | —  | —  |    |      |          |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   |   |  | _  | —  | dH |      |          |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   |   |  | _  | —  |    |      |          |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   |   |  | _  | -  | dH |      |          |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$   |                  |   |   |  | —  | —  | -  |      |          |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                  |   |   |  | —  | —  | -  |      |          |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                  |   |   |  | _  | -  | -  |      | E6       |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                  | 2 |   |  | —  | —  | dH |      |          |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                  |   |   |  | —  | —  | -  | ++++ |          |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                  |   |   |  | —  | -  | -  |      |          |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                  |   |   |  | —  | —  | AL |      |          |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$  |                  |   |   |  | —  | —  | -  |      |          |
| XCHW A,T31 $(A) \leftrightarrow (T)$ ALAHdH $$ 43XCHW A,EP31 $(A) \leftrightarrow (EP)$ $ -$ dH $$ F7XCHW A,IX31 $(A) \leftrightarrow (IX)$ $ -$ dH $$ F6XCHW A,SP31 $(A) \leftrightarrow (SP)$ $ -$ dH $$ F5 |                  |   |   |  | _  | -  | -  |      |          |
| XCHW A,EP31 $(A) \leftrightarrow (EP)$ $  dH$ $$ $F7$ XCHW A,IX31 $(A) \leftrightarrow (IX)$ $  dH$ $$ $F6$ XCHW A,SP31 $(A) \leftrightarrow (SP)$ $  dH$ $$ $F6$   |                  | 2 | - |  |    | _  | _  |      |          |
| XCHW A,IX31 $(A) \leftrightarrow (IX)$ $  dH$ $$ $F6$ XCHW A,SP31 $(A) \leftrightarrow (SP)$ $  dH$ $$ $F5$   |                  |   | - |  | AL | AH |    |      |          |
| XCHW A, SP31 $(A) \leftrightarrow (SP)$ $  dH$ $$ F5  |                  |   |   |  | —  | -  |    |      |          |
|   |                  |   |   |  | —  | -  |    |      |          |
| MOVW A, PC   2   1   (A) $\leftarrow$ (PC)   -   -   dH     F0  |                  |   |   |  | —  | -  |    |      |          |
|   | MOVW A,PC        | 2 | 1 | $(A) \leftarrow (PC)$                                      | _  | -  | dH |      | F0       |

|  | Table 2 | Transfer | Instructions ( | (48 | instructions) |
|--|---------|----------|----------------|-----|---------------|
|--|---------|----------|----------------|-----|---------------|

Notes: • During byte transfer to A, T ← A is restricted to low bytes.
• Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

| Mnemonic          | ~      | #        | Operation  | TL | ТН | AH       | NZVC        | OP code        |
|-------------------|--------|----------|--|----|----|----------|-------------|----------------|
| ADDC A,Ri         | 3      | 1        | $(A) \leftarrow (A) + (Ri) + C$                          | _  | _  | _        | ++++        | 28 to 2F       |
| ADDC A,#d8        | 2      | 2        | $(A) \leftarrow (A) + d8 + C$                            | _  | _  | _        | ++++        | 20 10 21       |
| ADDC A,dir        | 3      | 2        | $(A) \leftarrow (A) + (dir) + C$                         | _  | _  | _        | ++++        | 25             |
| ADDC A,@IX +off   | 4      | 2        | $(A) \leftarrow (A) + ((IX) + off) + C$                  | _  | _  | _        | ++++        | 26             |
| ADDC A,@EP        | 3      | 1        | $(A) \leftarrow (A) + ((EP)) + C$                        | _  | _  | _        | ++++        | 27             |
| ADDCWA            | 3      | 1        | $(A) \leftarrow (A) + (T) + C$                           | _  | _  | dH       | ++++        | 23             |
| ADDC A            | 2      | 1        | $(AL) \leftarrow (AL) + (TL) + C$                        | _  | _  | _        | ++++        | 22             |
| SUBC A,Ri         | 3      | 1        | $(A) \leftarrow (A) - (Ri) - C$                          | _  | _  | -        | ++++        | 38 to 3F       |
| SUBC A,#d8        | 2      | 2        | $(A) \leftarrow (A) - dB - C$                            | _  | _  | -        | ++++        | 34             |
| SUBC A,dir        | 3      | 2        | $(A) \leftarrow (A) - (dir) - C$                         | —  | -  | -        | ++++        | 35             |
| SUBC A,@IX +off   | 4      | 2        | $(A) \leftarrow (A) - ((IX) + off) - C$                  | —  | -  | -        | ++++        | 36             |
| SUBC A,@EP        | 3      | 1        | $(A) \leftarrow (A) - ((EP)) - C$                        | —  | -  | <u>-</u> | ++++        | 37             |
| SUBCW A           | 3      | 1        | $(A) \leftarrow (T) - (A) - C$                           | —  | -  | dH       | ++++        | 33             |
| SUBC A            | 2      | 1        | $(AL) \leftarrow (TL) - (AL) - C$                        | _  | -  | -        | ++++        | 32             |
|                   | 4      | 1        | $(Ri) \leftarrow (Ri) + 1$                               | _  | -  | -        | +++-        | C8 to CF       |
|                   | 3      | 1        | $(EP) \leftarrow (EP) + 1$                               | _  | -  | -        |             | C3             |
|                   | 3      | 1        | $(IX) \leftarrow (IX) + 1$                               | _  | -  |          |             | C2             |
| INCW A<br>DEC Ri  | 3<br>4 | 1        | $(A) \leftarrow (A) + 1$                                 | _  | -  | dH       | ++          | C0<br>D8 to DF |
| DEC RI<br>DECW EP | 4      | 1<br>  1 | (Ri) ← (Ri) – 1<br>(EP) ← (EP) – 1                       | _  | _  |          | +++-        | Do 10 DF<br>D3 |
| DECW EF           | 3      | 1        | $(LF) \leftarrow (LF) - I$<br>$(IX) \leftarrow (IX) - I$ |    |    |          |             | D3<br>D2       |
| DECW A            | 3      | 1        | $(A) \leftarrow (A) - 1$                                 |    |    | dH       | <b>++--</b> | D2<br>D0       |
| MULU A            | 19     | 1        | $(A) \leftarrow (AL) \times (TL)$                        | _  | _  | dH       |             | 01             |
| DIVU A            | 21     | 1        | $(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$         | dL | 00 | 00       |             | 11             |
| ANDW A            | 3      | 1        | $(A) \leftarrow (A) \land (T)$                           | _  | _  | dH       | + + R –     | 63             |
| ORW A             | 3      | 1        | $(A) \leftarrow (A) \lor (T)$                            | _  | _  | dH       | ++R-        | 73             |
| XORW A            | 3      | 1        | $(A) \leftarrow (A) \forall (A)$                         | _  | _  | dH       | + + R –     | 53             |
| CMP A             | 2      | 1        | (TL) – (ÁL)  | _  | _  | -        | ++++        | 12             |
| CMPW A            | 3      | 1        | (T) - (A)  | _  | _  | _        | ++++        | 13             |
| RORC A            | 2      | 1        | $ ightarrow C \rightarrow A -$                           | —  | _  | -        | ++-+        | 03             |
| ROLC A            | 2      | 1        | $-C \leftarrow A \leftarrow$                             | _  | _  | _        | ++-+        | 02             |
| CMP A,#d8         | 2      | 2        | (A) – d8   | _  | _  | _        | ++++        | 14             |
| CMP A,dir         | 3      | 2        | (A) – (dir)  | _  | _  | _        | ++++        | 15             |
| CMP A,@EP         | 3      | 1        | (A) – ( (ÉP) )   | _  | _  | _        | ++++        | 17             |
| CMP A,@IX +off    | 4      | 2        | (A) - ((IX) + off)                                       | _  | _  | _        | ++++        | 16             |
| CMP A,Ri          | 3      | 1        | (A) - (Ri)   | _  | _  | _        | ++++        | 18 to 1F       |
| DAA               | 2      | 1        | Decimal adjust for addition                              | _  | _  | _        | ++++        | 84             |
| DAS               | 2      | 1        | Decimal adjust for subtraction                           | _  | _  | -        | ++++        | 94             |
| XOR A             | 2      | 1        | $(A) \leftarrow (AL) \; \forall \; (TL)$                 | _  | _  | _        | ++R-        | 52             |
| XOR A,#d8         | 2      | 2        | $(A) \leftarrow (AL) \forall d8$                         | —  | _  | _        | + + R –     | 54             |
| XOR A,dir         | 3      | 2        | $(A) \leftarrow (AL) \forall (dir)$                      | —  | -  | -        | + + R –     | 55             |
| XOR A,@EP         | 3      | 1        | $(A) \leftarrow (AL) \forall ((EP))$                     | _  | -  | -        | + + R –     | 57             |
| XOR A,@IX +off    | 4      | 2        | $(A) \leftarrow (AL) \forall ((IX) + off)$               | _  | -  | -        | + + R –     | 56             |
| XOR A,Ri          | 3      | 1        | $(A) \leftarrow (AL) \forall (Ri)$                       | -  | -  | -        | ++R-        | 58 to 5F       |
| AND A             | 2      | 1        | $(A) \leftarrow (AL) \land (TL)$                         | —  | -  | -        | ++R-        | 62             |
| AND A,#d8         | 2      | 2        | $(A) \leftarrow (AL) \land dB$                           | —  | -  | -        | ++R-        | 64             |
| AND A,dir         | 3      | 2        | $(A) \leftarrow (AL) \land (dir)$                        | -  | _  | -        | + + R –     | 65             |

| Table 3 | Arithmetic | Operation | Instructions | (62 instructions) | ) |
|---------|------------|-----------|--------------|-------------------|---|
|---------|------------|-----------|--------------|-------------------|---|

\_

| Mnemonic         | ~ | # | Operation                                | TL | ΤН | AH | NZVC    | OP code  |
|------------------|---|---|--|----|----|----|---------|----------|
| AND A,@EP        | 3 | 1 | $(A) \leftarrow (AL) \land ((EP))$       | _  | _  | _  | + + R – | 67       |
| AND A, @IX +off  | 4 | 2 | $(A) \leftarrow (AL) \land ((IX) + off)$ | _  | _  | _  | + + R – | 66       |
| AND A,Ri         | 3 | 1 | $(A) \leftarrow (AL) \land (Ri)$         | _  | _  | _  | + + R – | 68 to 6F |
| OR A             | 2 | 1 | $(A) \leftarrow (AL) \lor (TL)$          | _  | _  | _  | ++R-    | 72       |
| OR A,#d8         | 2 | 2 | $(A) \leftarrow (AL) \lor dB$            | _  | _  | _  | + + R – | 74       |
| OR A,dir         | 3 | 2 | $(A) \leftarrow (AL) \lor (dir)$         | _  | _  | -  | ++R-    | 75       |
| OR A,@EP         | 3 | 1 | $(A) \leftarrow (AL) \lor ((EP))$        | _  | —  | -  | + + R – | 77       |
| OR A,@IX +off    | 4 | 2 | $(A) \leftarrow (AL) \lor ((IX) + off)$  | _  | _  | -  | ++R-    | 76       |
| OR A,Ri          | 3 | 1 | $(A) \leftarrow (AL) \lor (Ri)$          | _  | _  | -  | ++R-    | 78 to 7F |
| CMP dir,#d8      | 5 | 3 | (dir) – d8                               | _  | _  | -  | ++++    | 95       |
| CMP @EP,#d8      | 4 | 2 | ( (EP) ) – d8                            | _  | _  | -  | ++++    | 97       |
| CMP @IX +off,#d8 | 5 | 3 | ((IX) + off) - d8                        | _  | _  | -  | ++++    | 96       |
| CMP Ri,#d8       | 4 | 2 | (Ri) – d8                                | _  | _  | _  | ++++    | 98 to 9F |
| INCW SP          | 3 | 1 | $(SP) \leftarrow (SP) + 1$               | —  | _  | _  |         | C1       |
| DECW SP          | 3 | 1 | $(SP) \leftarrow (SP) - 1$               | -  | _  | -  |         | D1       |

| Table 4 | Branch | Instructions | (17 | instructions) |
|---------|--------|--------------|-----|---------------|
|---------|--------|--------------|-----|---------------|

| Mnemonic       | ~ | # | Operation  | TL | TH | AH | NZVC    | OP code  |
|----------------|---|---|--|----|----|----|---------|----------|
| BZ/BEQ rel     | 3 | 2 | If Z = 1 then PC $\leftarrow$ PC + rel             | _  | _  | _  |         | FD       |
| BNZ/BNE rel    | 3 | 2 | If Z = 0 then PC $\leftarrow$ PC + rel             | _  | _  | -  |         | FC       |
| BC/BLO rel     | 3 | 2 | If C = 1 then PC $\leftarrow$ PC + rel             | _  | _  | _  |         | F9       |
| BNC/BHS rel    | 3 | 2 | If C = 0 then PC $\leftarrow$ PC + rel             | _  | _  | _  |         | F8       |
| BN rel         | 3 | 2 | If N = 1 then PC $\leftarrow$ PC + rel             | _  | _  | _  |         | FB       |
| BP rel         | 3 | 2 | If N = 0 then PC $\leftarrow$ PC + rel             | _  | _  | _  |         | FA       |
| BLT rel        | 3 | 2 | If V $\forall$ N = 1 then PC $\leftarrow$ PC + rel | _  | _  | _  |         | FF       |
| BGE rel        | 3 | 2 | If V $\forall$ N = 0 then PC $\leftarrow$ PC + rel | _  | _  | _  |         | FE       |
| BBC dir: b,rel | 5 | 3 | If (dir: b) = 0 then PC $\leftarrow$ PC + rel      | _  | _  | -  | -+      | B0 to B7 |
| BBS dir: b,rel | 5 | 3 | If (dir: b) = 1 then PC $\leftarrow$ PC + rel      | _  | _  | _  | -+      | B8 to BF |
| JMP @A         | 2 | 1 | $(PC) \leftarrow (A)$                              | _  | _  | _  |         | E0       |
| JMP ext        | 3 | 3 | $(PC) \leftarrow ext$                              | _  | _  | -  |         | 21       |
| CALLV #vct     | 6 | 1 | Vector call  | _  | _  | -  |         | E8 to EF |
| CALL ext       | 6 | 3 | Subroutine call                                    | _  | _  | -  |         | 31       |
| XCHW A,PC      | 3 | 1 | $(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$     | _  | _  | dH |         | F4       |
| RET            | 4 | 1 | Return from subrountine                            | —  | —  | _  |         | 20       |
| RETI           | 6 | 1 | Return form interrupt                              | —  | —  | -  | Restore | 30       |

| Table 5 | Other | Instructions ( | (9 | instructions) |  |
|---------|-------|----------------|----|---------------|--|
|---------|-------|----------------|----|---------------|--|

| Mnemonic | ~ | # | Operation | TL | TH | AH | NZVC | OP code |
|----------|---|---|-----------|----|----|----|------|---------|
| PUSHW A  | 4 | 1 |           | _  | _  | _  |      | 40      |
| POPW A   | 4 | 1 |           | _  | —  | dH |      | 50      |
| PUSHW IX | 4 | 1 |           | _  | —  | _  |      | 41      |
| POPW IX  | 4 | 1 |           | -  | -  | _  |      | 51      |
| NOP      | 1 | 1 |           | _  | —  | _  |      | 00      |
| CLRC     | 1 | 1 |           | -  | -  | _  | R    | 81      |
| SETC     | 1 | 1 |           | -  | -  | _  | S    | 91      |
| CLRI     | 1 | 1 |           | _  | —  | _  |      | 80      |
| SETI     | 1 | 1 |           | -  | -  | -  |      | 90      |

### ■ INSTRUCTION MAP

| SWAP     RET     RE       DIVU     JMP     CA       DIVU     JMP     CA       CMP     Addr16     SL       CMP     ADDC     SL       A#46     ADDC     SL       A#46     AADC     SL       A#46     AADC     SL       CMP     ADDC     SL       A#46     AABC     SL       CMP     ADDC     SL       A,#6     A,#6     SL       CMP     AADC     SL       A,@IX +d     A,@IX     A,       CMP     ADDC     SL       CMP     ADDC     SL       A,@IX +d     A,@IX     A,       CMP     ADDC     SL       CMP     ADDC     SL       A,@IX     A,@IX     SL       CMP     ADDC     SL       A,@IX     A,@IX     SL       CMP     ADDC     SL       A,R1     A,R1     SL       CMP     ADDC     SL       A,R1     A,R1     SL       CMP     ADDC     SL       A,R1     A,R1     A,R1       A,R1     A,R1     A,R1  |                | PUSHW F<br>A H<br>NXCH A, T ><br>XCHW ><br>A, T > | A MOPW A NOPW A | MOV<br>A,ext    | MOVW<br>A,PS   | CLRI              | SETI              | CLRB           | BBC               | INCW             | DECW             | JMP             | MOW          |
|---|----------------|---|---|-----------------|----------------|-------------------|-------------------|----------------|-------------------|------------------|------------------|-----------------|--------------|
| MULU<br>ADIVU<br>AJMP<br>addr16CAROLC<br>AROLCCMP<br>AAddr16SLROLC<br>ACMP<br>AADDC<br>ASLSLROVC<br>ACMPW<br>AADDCW<br>ASLSLMOV<br>ACMP<br>AADDC<br>ASLSLMOV<br>ACMP<br>AADDC<br>ASLSLMOV<br>ACMP<br>   |                | X H H   | ×   |                 |                |                   |                   | dir:0          | dir: 0,rel        | A                | :                | @A              | A,PC         |
| ROLCCMPADDCSIRORCAAAARORCCMPWADDCWSIMOVCMPAMdRAMdRSIMOVCMPA,#d8A,#d8A,#d8MOVCMPA,dirA,dirA,dirMOVCMPA,dirA,dirA,dirMOVCMPA,dirA,dirA,dirMOVCMPA,dirA,@EPSIMOVCMPA,@IX+dA,@EPSIMOVA,@EPA,@EPA,@EPSIMOVA,RDA,ROA,ROSIMOVCMPA,RIA,ROSIMOVCMPA,RIA,RISIMOVCMPA,RIA,RISIMOVCMPA,RIA,RISIMOVCMPA,RIA,RISIMOVCMPA,RIA,RISIMOVCMPA,RIA,RISIMOVCMPA,RIA,RISIMOVCMPA,RIA,RISI   |                |   |   | MOV<br>ext,A    | MOWV<br>PS,A   | CLRC              | SETC              | CLRB<br>dir: 1 | BBC<br>dir: 1,rel | INCW<br>SP       | DECW             | MOVW<br>SP,A    | MOVW<br>A,SP |
| RORC     CMPW     ADDCW     SI       MOV     CMP     ADDC     SI       MOV     CMP     ADDC     SI       MOV     CMP     AAMB     A,#d8     SI       MOV     CMP     AA,dir     A,dir     A,dir       MOV     CMP     A,dir     A,dir     A,dir       MOV     CMP     A,dir     A,dir     A,dir       MOV     CMP     A,@IX+d     A,     A,       MOV     A,@IX+d     A,     A,     A,       MOV     CMP     A,     A,     A,       MOV     A,     A,     A, <t< th=""><th></th><th>F.</th><th>XOR A</th><th>ANDA</th><th>OR<br/>A</th><th>MOV<br/>@A,T</th><th>MOV<br/>A,@A</th><th>CLRB<br/>dir: 2</th><th>BBC<br/>dir: 2,rel</th><th>INCW</th><th>DECW</th><th>MOWV<br/>IX,A</th><th>MOVW<br/>A,IX</th></t<>   |                | F.  | XOR A   | ANDA            | OR<br>A        | MOV<br>@A,T       | MOV<br>A,@A       | CLRB<br>dir: 2 | BBC<br>dir: 2,rel | INCW             | DECW             | MOWV<br>IX,A    | MOVW<br>A,IX |
| MOV         KMP         AMAG         APDC         SI           A,#d8         A,#d8         A,#d8         A,#d8         A,#d8         SI           MOV         KMP         CMP         A,dir         A,  |                |   | XORW A  | ANDW<br>A       | ORW A          | MOVW<br>@A,T      | MOVW<br>A,@A      | CLRB<br>dir: 3 | BBC<br>dir: 3,rel | INCW             | DECW             | MOWV<br>EP,A    | MOVW<br>A,EP |
| MOV         CMP         Addr         Addr         Static         Addr         Static  |                |   | XOR<br>A,#d8  | AND<br>A,#d8    | OR<br>A,#d8    | DAA               | DAS               | CLRB<br>dir: 4 | BBC<br>dir: 4,rel | MOVW<br>A,ext    | MOVW<br>ext,A    | MOVW<br>A,#d16  | XCHW<br>A,PC |
| MOV CMP AADC SI<br>A,@IX+d A,@IX+d A,<br>MOV CMP ADDC SI<br>A,@EP A,@EP A,<br>A,@EP A,@EP SI<br>A,@EP A,@EP SI<br>A,@EP A,@EP SI<br>A,@EP SI<br>A,@EP SI<br>A,@EP SI<br>A,@EP SI<br>A,@EP SI<br>A,@EP SI<br>A,@IX+d ADDC SI<br>A,RI A ADD |                | MOV dir,A   | XOR<br>A,dir  | AND<br>A,dir    | OR<br>A,dir    | MOV<br>dir,#d8    | CMP<br>dir,#d8    | CLRB<br>dir: 5 | BBC<br>dir: 5,rel | MOVW<br>A,dir    | MOVW<br>dir,A    | MOVW<br>SP,#d16 | XCHW<br>A,SP |
| MOV<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,@EP<br>A,&E<br>A,&E<br>A,&E<br>A,&E<br>A,&E<br>A,&E<br>A,&E<br>A,&E   |                | MOV >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>          | XOR<br>A,@IX +d   | AND<br>A,@IX +d | OR<br>A,@lX +d | MOV<br>@IX +d,#d8 | CMP<br>@IX +d,#d8 | CLRB<br>dir:6  | BBC<br>dir: 6,rel | MOVW<br>A,@IX +d | MOWV<br>@IX +d,A | MOVW<br>IX,#d16 | XCHW<br>A,IX |
| MOV CMP ADDC<br>A,R0 A,R0 A,R0<br>MOV CMP ADDC<br>A,R1 A,R1 A,R1<br>MOV CMP ADDC  | A,@EP          | MOV >><br>@EP,A                                   | XOR<br>A,@EP  | AND<br>A,@EP    | OR<br>A,@EP    | MOV<br>@EP,#d8    | CMP<br>@EP,#d8    | CLRB<br>dir: 7 | BBC<br>dir: 7,rel | MOVW<br>A,@EP    | MOVW<br>@EP,A    | MOVW<br>EP,#d16 | XCHW<br>A,EP |
| MOV CMP ADDC<br>A,R1 A,R1 A,R1<br>MOV CMP ADDC  | SUBC N<br>A,R0 | MOV >   | XOR<br>A,R0   | AND<br>A,R0     | OR<br>A,R0     | MOV<br>R0,#d8     | CMP<br>R0,#d8     | SETB<br>dir: 0 | BBS<br>dir: 0,rel | INC<br>R0        | DEC<br>R0        | CALLV<br>#0     | BNC          |
| MOV CMP ADDC  | SUBC N<br>A,R1 | MOV >>  | XOR<br>A,R1   | and<br>A,R1     | OR<br>A,R1     | MOV<br>R1,#d8     | CMP<br>R1,#d8     | SETB<br>dir: 1 | BBS<br>dir: 1,rel | INC<br>R1        | DEC<br>R1        | CALLV<br>#1     | BC           |
| A,R2 A,R2 A,R2  | SUBC N<br>A,R2 | MOV >> R2,A                                       | XOR<br>A,R2   | AND<br>A,R2     | OR<br>A,R2     | MOV<br>R2,#d8     | CMP<br>R2,#d8     | SETB<br>dir: 2 | BBS<br>dir: 2,rel | INC<br>R2        | DEC<br>R2        | CALLV<br>#2     | BP           |
| B MOV CMP ADDC SU<br>A,R3 A,R3 A,R3   | SUBC N<br>A,R3 | MOV 33,A  | XOR<br>A,R3   | AND<br>A,R3     | OR<br>A,R3     | MOV<br>R3,#d8     | CMP<br>R3,#d8     | SETB<br>dir: 3 | BBS<br>dir: 3,rel | INC<br>R3        | DEC<br>R3        | CALLV<br>#3     | BN<br>rel    |
| <b>C</b> MOV CMP ADDC SU AAAA A,R4  | SUBC NAR4      | MOV A   | XOR<br>A,R4   | AND<br>A,R4     | OR<br>A,R4     | MOV<br>R4,#d8     | CMP<br>R4,#d8     | SETB<br>dir: 4 | BBS<br>dir: 4,rel | INC<br>R4        | DEC<br>R4        | CALLV<br>#4     | BNZ<br>rel   |
| D MOV CMP ADDC SU<br>A,R5 A,R5 A,R5   | SUBC N<br>A,R5 | MOV S5,A  | XOR<br>A,R5   | AND<br>A,R5     | OR<br>A,R5     | MOV<br>R5,#d8     | CMP<br>R5,#d8     | SETB<br>dir: 5 | BBS<br>dir: 5,rel | INC R5           | DEC<br>R5        | CALLV<br>#5     | BZ<br>rel    |
| E MOV CMP ADDC SU<br>A,R6 A,R6 A,R6   | SUBC NA,R6     | MOV >> R6,A                                       | XOR<br>A,R6   | AND<br>A,R6     | OR<br>A,R6     | MOV<br>R6,#d8     | CMP<br>R6,#d8     | SETB<br>dir:6  | BBS<br>dir: 6,rel | INC<br>R6        | DEC<br>R6        | CALLV<br>#6     | BGE<br>rel   |
| F MOV CMP ADDC SU<br>A,R7 A,R7 A,R7 SU  | SUBC<br>A,R7   | MOV R7,A  | XOR<br>A,R7   | AND<br>A,R7     | OR<br>A,R7     | MOV<br>R7,#d8     | CMP<br>R7,#d8     | SETB<br>dir:7  | BBS<br>dir: 7,rel | INC<br>R7        | DEC<br>R7        | CALLV<br>#7     | BLT<br>rel   |


### ■ MASK OPTIONS


| No. | Part number   | MB89613R<br>MB89615R             | MB89P625<br>MB89W625   | MB89PV620                                      |
|-----|---|----------------------------------|--|--|
| NO. | Specifying procedure  | Specify when<br>ordering masking | Set with EPROM programmer  | Setting not<br>possible                        |
| 1   | Pull-up resistors<br>P00 to P07, P10 to P17,<br>P30 to P37, P40 to P47,<br>P50 to P57, P60 to P64   | Selectable per pin               | Can be set per pin.<br>(P40 to P47 are available<br>only for without pull-up<br>resistor.) | Fixed to without pull-up resistor              |
| 2   | Power-on reset selection<br>With power-on reset<br>Without power-on reset   | Selectable                       | Setting possible   | Fixed to with power-on reset                   |
| 3   | Oscillation stabilization time<br>Selection<br>Crystal oscillator (2 <sup>18</sup> /Fc(s))<br>Ceramic oscillator (2 <sup>14</sup> /Fc(s)) | Selectable                       | Setting possible   | Crystal oscillator<br>(2 <sup>18/</sup> Fc(s)) |
| 4   | Reset pin output<br>With reset output<br>Without reset output   | Selectable                       | Setting possible   | Fixed to with reset output                     |


### ■ ORDERING INFORMATION

| Part number                  | Package                                | Remarks             |
|------------------------------|--|---------------------|
| MB89613RP-SH<br>MB89615RP-SH | 64-pin Plastic SH-DIP<br>(DIP-64P-M01) |                     |
| MB89613RPF<br>MB89615RPF     | 64-pin Plastic QFP<br>(FPT-64P-M06)    | Lead pitch: 1.0 mm  |
| MB89613RPFM<br>MB89615RPFM   | 64-pin Plastic QFP<br>(FPT-64P-M09)    | Lead pitch: 0.65 mm |
| MB89613RPFV<br>MB89615RPFV   | 64-pin Plastic SQFP<br>(FPT-64P-M03)   | Lead pitch: 0.5 mm  |

### PACKAGE DIMENSIONS







### FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3753 Fax: (044) 754-3329

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281 0770 Fax: (65) 281 0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.