

Data Sheet

Monolithic 2A Step-Down Regulator

intercil

The EL7532 is a synchronous, integrated FET 2A step-down regulator with internal compensation. It operates with an input voltage range from 2.5V to 5.5V, which accommodates supplies of 3.3V, 5V, or a single Li-Ion battery source. The output can be externally set from 0.8V to V_{IN} with a resistive divider.

The EL7532 features PWM mode control. The operating frequency is typically 1.5MHz. Additional features include a 100ms Power-On-Reset output, <1µA shut-down current, short-circuit protection, and over-temperature protection.


The EL7532 is available in the 10-pin MSOP package, making the entire converter occupy less than 0.18 in² of PCB area with components on one side only. The package is specified for operation over the full -40°C to +85°C temperature range.

Ordering Information

| PART NUMBER | PACKAGE | TAPE & REEL | PKG. DWG. # |
|----------------------|--------------------------|-------------|----------------|
| EL7532IY | 10-Pin MSOP | - | MDP0043 |
| EL7532IY-T7 | 10-Pin MSOP | 7" | MDP0043 |
| EL7532IY-T13 | 10-Pin MSOP | 13" | MDP0043 |
| EL7532IYZ (Note) | 10-Pin MSOP (Pb-free) | - | MDP0043 |
| EL7532IYZ-T7 (Note) | 10-Pin MSOP (Pb-free) | 7" | MDP0043 |
| EL7532IYZ-T13 (Note) | 10-Pin MSOP (Pb-free) | 13" | MDP0043 |

NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020C.

Pinout



November 19, 2004

FN7435.2


Features


- 2A continuous current (from -40°C to +85°C)
- Less than 0.18 in² footprint for the complete 2A converter
- Max height 1.1mm MSOP10
- 1.5MHz (typ.) switching frequency
- 100ms Power-On-Reset output (POR)
- · Internally-compensated voltage mode controller
- Up to 94% efficiency
- <1µA shut-down current
- · Overcurrent and over temperature protection
- Pb-Free Available (RoHS Compliant)

Applications

- PDA and pocket PC computers
- Bar code readers
- ADSL Modems
- · Portable instruments
- · Li-lon battery powered devices
- ASIC/FPGA/DSP supplies
- Set Top Boxes

Typical Application Schematic





Absolute Maximum Ratings (T_A = 25°C)

| V _{IN} , V _{DD} , POR to SGND |
|---|
| LX to PGND0.3V to (V _{IN} + +0.3V) |
| RSI, EN, V_0 , FB to SGND |
| PGND to SGND0.3V to +0.3V |
| Peak Output Current 2.4A |
| ESD Classification |
| Human Body Model (Per JESD22-A114-B) |

Thermal Information

| Thermal Resistance (Typical) | θ _{JA} (°C/W) |
|-------------------------------|------------------------|
| MSOP10 Package (Note 1) | . 115 |
| Operating Ambient Temperature | -40°C to +85°C |
| Storage Temperature6 | 65°C to +150°C |
| Junction Temperature | +125°C |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_J = T_C = T_A$

NOTE:

1. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.


Electrical Specifications $V_{DD} = V_{IN} = V_{EN} = 3.3V$, C1 = C2 = 10µF, L = 1.8µH, $V_O = 1.8V$, unless otherwise specified.

| DC CHARACTE | RISTICS | | 1 | | | |
|--------------------------------------|---|--|------|-----|------|-----|
| | | | | | | |
| V _{FB} | Feedback Input Voltage | | 790 | 800 | 810 | mV |
| I _{FB} | Feedback Input Current | | | | 250 | nA |
| V _{IN} , V _{DD} | Input Voltage | | 2.5 | | 5.5 | V |
| V _{IN,OFF} | Minimum Voltage for Shutdown | V _{IN} falling | 2 | | 2.2 | V |
| V _{IN,ON} | Maximum Voltage for Startup | V _{IN} rising | 2.2 | | 2.4 | V |
| I _{DD} | Supply Current | PWM, $V_{IN} = V_{DD} = 5V$ | | 400 | 500 | μA |
| | | EN = 0, V _{IN} = V _{DD} = 5V | | 0.1 | 1 | μA |
| R _{DS(ON)} -PMOS | PMOS FET Resistance | V _{DD} = 5V, wafer test only | | 52 | 80 | mΩ |
| R _{DS(ON)} -NMOS | NMOS FET Resistance | V _{DD} = 5V, wafer test only | | 35 | 65 | mΩ |
| I _{LMAX} | Current Limit | | | 3 | | А |
| T _{OT,OFF} | Over-temperature Threshold | T rising | | 145 | | °C |
| T _{OT,ON} | Over-temperature Hysteresis | T falling | | 130 | | °C |
| I _{EN} , I _{RSI} | EN, RSI Current | V _{EN} , V _{RSI} = 0V and 3.3V | -1 | | 1 | V |
| V _{EN1} , V _{RSI1} | EN, RSI Rising Threshold | V _{DD} = 3.3V | | | 2.4 | V |
| V _{EN2} , V _{RSI2} | EN, RSI Falling Threshold | V _{DD} = 3.3V | 0.8 | | | V |
| V _{POR} | Minimum V _{FB} for POR, WRT Targeted | V _{FB} rising | | | 95 | % |
| | V _{FB} Value | V _{FB} falling | 86 | | | % |
| V _{OLPOR} | POR Voltage Drop | I _{SINK} = 5mA | | 35 | 70 | mV |
| V _{LINEREG} | Line Regulation | V _{IN} = 2.5V to 6V, I _{OUT} = 2A, V _{OUT} = 1.8V | | 0.1 | | %/V |
| V _{LOADREG} | Load Regulation | V _{IN} = 3.3V, V _{OUT} = 1.8V, I _{OUT} = 0 to 2A | | 0.5 | | % |
| AC CHARACTE | RISTICS | | | | | |
| F _{PWM} | PWM Switching Frequency | | 1.35 | 1.5 | 1.65 | MHz |
| t _{RSI} | Minimum RSI Pulse Width | Guaranteed by design | | 25 | 50 | ns |
| t _{SS} | Soft-start Time | | | 650 | | μs |
| t _{POR} | Power On Reset Delay Time | | 50 | 100 | 150 | ms |

Pin Descriptions

| PIN NUMBER | PIN NAME | PIN FUNCTION |
|------------|----------|--|
| 1 | SGND | Negative supply for the controller stage |
| 2 | PGND | Negative supply for the power stage |
| 3 | LX | Inductor drive pin; high current digital output with average voltage equal to the regulator output voltage |
| 4 | VIN | Positive supply for the power stage |
| 5 | VDD | Power supply for the controller stage |
| 6 | RSI | Resets POR timer; Connect to ground if not used |
| 7 | EN | Enable; Can be connected directly to the VIN for enable |
| 8 | POR | Power on reset open drain output; Leave open if not used |
| 9 | VO | Output voltage sense pin |
| 10 | FB | Voltage feedback input; connected to an external resistor divider between V_{O} and SGND for variable output |

Block Diagram



Typical Performance Curves




FIGURE 1. EFFICIENCY vs I_{OUT} @ V_{IN}=5V




FIGURE 2. EFFICIENCY vs I_{OUT} @ V_{IN}=3.3V





FIGURE 3. EFFICIENCY vs I_{OUT} @ V_{IN}=2.5V





1 I_O=2A V_O=0.8V 0.6 V_O CHANGES (%) 0.2 V_O=2.5V -0.2 V_O=3.3V = -0.6 -1 3 3.5 4.5 5 5.5 6 2.5 4 V_{IN} (V)

FIGURE 4. LINE REGULATION





FIGURE 6. LOAD REGULATION @ VIN=3.3V

Typical Performance Curves








FIGURE 9. START-UP 1




FIGURE 11. POR FUNCTION




FIGURE 8. LOAD REGULATION @ VIN=2.5V




FIGURE 10. START-UP 2








FIGURE 12. TRANSIENT RESPONSE

Typical Performance Curves









Applications Information

Product Description

The EL7532 is a synchronous, integrated FET 2A step-down regulator which operates from an input of 2.5V to 6V. The output voltage is user-adjustable with a pair of external resistors.

The internally-compensated controller makes it possible to use only two ceramic capacitors and one inductor to form a complete, very small footprint 2A DC-DC converter.

Start-Up and Shut-Down

When the EN pin is tied to $V_{\rm IN},$ and $V_{\rm IN}$ reaches approximately 2.4V, the regulator begins to switch. The output voltage is gradually increased to ensure proper soft-start operation.

When the EN pin is connected to a logic low, the EL7532 is in the shut-down mode. All the control circuitry and both MOSFETs are off, and V_{OUT} falls to zero. In this mode, the total input current is less than 1µA.

When the EN reaches logic HI, the regulator repeats the start-up procedure, including the soft-start function.

PWM Operation

In the PWM mode, the P channel MOSFET and N channel MOSFET always operate complementary. When the PMOSFET is on and the NMOSFET off, the inductor current increases linearly. The input energy is transferred to the output and also stored in the inductor. When the P channel MOSFET is off and the N channel MOSFET on, the inductor current decreases linearly, and energy is transferred from the inductor to the output. Hence, the average current through the inductor is the output current. Since the inductor and the output capacitor act as a low pass filter, the duty cycle ratio is approximately equal to V_O divided by V_{IN}.

The output LC filter has a second order effect. To maintain the stability of the converter, the overall controller must be compensated. This is done with the fixed internally compensated error amplifier and the PWM compensator. Because the compensations are fixed, the values of input and output capacitors are 10μ F to 22μ F ceramic. The inductor is nominally 1.8μ H, though 1.5μ H to 2.2μ H can be used.

100% Duty Ratio Operation

EL7532 utilizes CMOS power FET's as the internal synchronous power switches. The upper switch is a PMOS and lower switch a NMOS. This not only saves a boot capacitor, it also allows 100% turn-on of the upper PFET switch, achieving V_O close to V_{IN}. The maximum achievable V_O is,

 $V_{O} = V_{IN} - (R_{L} + R_{DSON1}) \times I_{O}$


Where RL is the DC resistance on the inductor and R_{DSON1} the PFET on-resistance, nominal 70m Ω at room temperature with tempco of $0.2m\Omega/^{\circ}C$.

As the input voltage drops gradually close or even below the preset V_O , the converter gets into 100% duty ratio. At this condition, the upper PFET needs some minimum turn-off time if it is turned off. This off-time is related to input/output conditions. This makes the duty ratio appear randomly and increases the output ripple somewhat until the 100% duty ratio is reached. A larger output capacitor could reduce the random-looking ripple. Users need to verify if this condition has an adverse effect on the overall circuit if close to 100% duty ratio is expected.

RSI/POR Function

When powering up, the open-collector Power-On-Reset output holds low for about 100ms after V_O reaches the preset voltage. When the active-HI reset signal RSI is issued, POR goes to low immediately and holds for the same period of time after RSI comes back to LOW. The output voltage is unaffected. (Please refer to the timing diagram). When the function is not used, connect RSI to ground and leave open the pull-up resister R₄ at POR pin.

The POR output also serves as a 100ms delayed Power Good signal when the pull-up resister R_4 is installed. The RSI pin needs to be directly (or indirectly through a resister R_6) connected to Ground for this to function properly.





Output Voltage Selection

Users can set the output voltage of the converter with a resister divider, which can be chosen based on the following formula:

$$V_{O} = 0.8 \times \left(1 + \frac{R_2}{R_1}\right)$$

Component Selection

Because of the fixed internal compensation, the component choice is relatively narrow. We recommend 10μ F to 22μ F multi-layer ceramic capacitors with X5R or X7R rating for both the input and output capacitors, and 1.5μ H to 2.2μ H inductance for the inductor.

At extreme conditions (V_{IN} < 3V, I_O > 0.7A, and junction temperature higher than 75°C), input cap C₁ is recommended to be 22 μ F. Otherwise, if any of the above 3 conditions is not true, C₁ can remain as low as 10 μ F.

The RMS current present at the input capacitor is decided by the following formula:

$$I_{\text{INRMS}} = \frac{\sqrt{V_{\text{O}} \times (V_{\text{IN}} - V_{\text{O}})}}{V_{\text{IN}}} \times I_{\text{O}}$$

This is about half of the output current I_O for all the V_O . This input capacitor must be able to handle this current.

The inductor peak-to-peak ripple current is given as:

$$\Delta I_{\rm IL} = \frac{(V_{\rm IN} - V_{\rm O}) \times V_{\rm O}}{L \times V_{\rm IN} \times f_{\rm S}}$$

- · L is the inductance
- f_S the switching frequency (nominally 1.5MHz)

The inductor must be able to handle I_O for the RMS load current, and to assure that the inductor is reliable, it must handle the 3A surge current that can occur during a current limit condition.

Current Limit and Short-Circuit Protection

The current limit is set at about 3A for the PMOS. When a short-circuit occurs in the load, the preset current limit restricts the amount of current available to the output, which causes the output voltage to drop below the preset voltage. In the meantime, the excessive current heats up the regulator until it reaches the thermal shut-down point.

Thermal Shut-Down

Once the junction reaches about 145°C, the regulator shuts down. Both the P channel and the N channel MOSFETs turn off. The output voltage will drop to zero. With the output MOSFETs turned off, the regulator will soon cool down. Once the junction temperature drops to about 130°C, the regulator will restart again in the same manner as the EN pin connects to logic HI.

Thermal Performance


The EL7532 is in a fused-lead MSOP10 package. Compared to the regular MSOP10 package, the fused-lead package provides lower thermal resistance. The typical θ_{JA} of 115°C/W (See Thermal Information section in spec table) can be improved by maximizing the copper area around the pins. A θ_{JA} of 100°C/W can be achieved on a 4-layer board and 125°C/W on a 2-layer board. Refer to Intersil's Tech Brief, TB379, for more information on thermal resistance.

Layout Considerations

The layout is very important for the converter to function properly. The following PC layout guidelines should be followed:

- Separate the Power Ground (↓) and Signal Ground (⊥); connect them only at one point right at the pins
- Place the input capacitor as close to V_{IN} and PGND pins as possible
- Make the following PC traces as small as possible:
 - from L_X pin to L
 - from C_O to PGND
- If used, connect the trace from the FB pin to R_1 and R_2 as close as possible
- · Maximize the copper area around the PGND pin
- Place several via holes under the chip to additional ground plane to improve heat dissipation

The demo board is a good example of layout based on this outline. Please refer to the EL7532 Application Brief.



Mini Small Outline Plastic Packages (MSOP)

NOTES:

- 1. These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H - Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

M10.118 (JEDEC MO-187BA)

10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

| | INCHES MILLIMETERS | | | | |
|--------|--------------------|-----------------|----------------|-----------------|-------|
| SYMBOL | MIN | MAX | MIN | MAX | NOTES |
| А | 0.037 | 0.043 | 0.94 | 1.10 | - |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 | - |
| A2 | 0.030 | 0.037 | 0.75 | 0.95 | - |
| b | 0.007 | 0.011 | 0.18 | 0.27 | 9 |
| С | 0.004 | 0.008 | 0.09 | 0.20 | - |
| D | 0.116 | 0.120 | 2.95 | 3.05 | 3 |
| E1 | 0.116 | 0.120 | 2.95 | 3.05 | 4 |
| е | 0.020 BSC | | 0.50 BSC | | - |
| E | 0.187 | 0.199 | 4.75 | 5.05 | - |
| L | 0.016 | 0.028 | 0.40 | 0.70 | 6 |
| L1 | 0.037 REF | | 0.95 REF | | - |
| Ν | 10 | | 10 | | 7 |
| R | 0.003 | - | 0.07 | - | - |
| R1 | 0.003 | - | 0.07 | - | - |
| θ | 5 ⁰ | 15 ⁰ | 5 ⁰ | 15 ⁰ | - |
| α | 0 ⁰ | 6 ⁰ | 0 ⁰ | 6 ⁰ | - |

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

